```
module Arquitetura (
    input wire[3:0]InputA, InputB,
    input wire clock50Mhz, reset,

output wire[2:0] PrStateLed,NxStateLed,
    output wire[6:0] InputASsdU,InputASsdD,
    output wire[6:0] InputBSsdU,InputBSsdD,
    output wire[6:0] AluOutSsdU,AluOutSsdD
);


wire clock1Hz;
entrada entrada01(clock50Mhz, reset, clock1Hz);

wire[3:0] AluOut;
sistema sistema01(clock1Hz, reset, InputA, InputB, AluOut, PrStateLed, NxStateLed);

saida saida01(InputA, InputB, AluOut, InputASsdU, InputBSsdU, InputBSsdD, AluOutssdU, AluOutssdD);
endmodule
```

Page 1 of 1 Revision: atv04

Date: August 16, 2024 Project: atv04



Entity:Instance	Logic Cells	ed Logic F	I/O Registers	Memory Bits	M9Ks	DSP Elements	DSP 9x9	DSP 18x18	Pins	Virtual Pins	LUT-Only LCs	Register-Only LCs	LUT/Register LCs	Full Hierarchy Name
∴ Cyclone IV E: EP4CE115F29C7														
✓ 📅 Arquitetura 🛅	160 (0)	50 (0)	0 (0)	0	0	0	0	0	58	0	110 (0)	6 (0)	44 (0)	Arquitetura
> abc entrada:entrada01	47 (0)	33 (0)	0 (0)	0	0	0	0	0	0	0	14 (0)	5 (0)	28 (0)	Arquitetura entrada
> abc saida:saida01	54 (0)	0 (0)	0 (0)	0	0	0	0	0	0	0	51 (0)	0 (0)	3 (0)	Arquitetura saida:s
> abo sistema:sistema01	62 (0)	17 (0)	0 (0)	0	0	0	0	0	0	0	45 (0)	1 (0)	16 (0)	Arquitetura sistem