```
module Sistema (
           input wire clock50MHz, clock1Hz, reset,
4
5
6
7
8
9
10
           input wire dav,
input wire[3:0] KeypadData,
           input wire[3:0] AddressIn,
           output reg[3:0] DataOut,
11
12
13
14
15
16
17
           output wire[1:0] PresentStateFlag
      );
           wire_WriteEnable, MemoryEnable, TimerTrigger;
           wire[7:0] TimerRef;
ControlUnit inst00(clock1Hz, reset, dav, WriteEnable, MemoryEnable, TimerTrigger,
      TimerRef, PresentStateFlag);
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
           Timer inst01(TimerRef, clock1Hz, reset, TimerTrigger);
           wire MemoryClock;
           assign MemoryClock = (MemoryEnable == 1'b1) ? clock50MHz : 1'bZ;
           wire[3:0] RamData;
RamMemory inst02(MemoryClock, WriteEnable, AddressIn, KeypadData, RamData);
           always @(*) begin
                case (PresentStateFlag)
2'd0: DataOut = DataOut;
                     2'd1: DataOut = DataOut;
                     2'd2: DataOut = RamData;
                     default: begin
                     end
                endcase
36
37
           end
      endmodule
```