```
module ControlevGA (
    input wire clk50,
    input wire[8:0] CircleRow,
    input wire[9:0] CircleCol,

output wire syncvGA, blankvGA,
    output wire[7:0] R,G,B

);

assign syncvGA = 1'b0;
assign blankvGA = 1'b1;

wire Hactive, Vactive, enable;
GeradorControle gC(clk50, clk25, Hsync, Hactive, Vsync, Vactive, enable);
GeradorImagem gI(clk25, Hsync, Hactive, Vsync, Vactive, enable, CircleCol, R,G,B);
endmodule
```

Revision: atv07



