```
module ALU2bits (
   input wire [3:0] inputA, // 4-bit input A
   input wire [3:0] inputB, // 4-bit input B
   input wire [1:0] opcode, // 2-bit opcode
   output reg [3:0] result // 4-bit output result

  1
  2
  3
4
5
6
7
8
9
10
          );
                  wire[3:0]Q,R;
                  Divisor Divisor01(Q,R,inputA,inputB);
always @(*) begin
                          case (opcode)
2'b00: begin
result = inputA;
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
27
28
30
                                   end
                                   2'b01: begin
                                           result = inputB;
                                   end
                                   2'b10: begin
                                           result = Q;
                                   2'b11: begin
                                           result = R;
                                  default: begin
    result = 4'b0000;
                          endcase
31
32
                  end
33
          endmodule
```