```
1
       library ieee;
      use ieee numeric_std all;
      use IEEE STD_LOGIC_1164 ALL;
      use IEEE.STD_LOGIC_ARITH.ALL;
      use IEEE.STD_LOGIC_UNSIGNED .ALL;
 6
7
      entity Mod8Counter is
 8
            port (
1Ŏ
                 CLK: in std_logic;
                 RegisterClock: out std_logic;
SelOut: out std_logic_vector(2 downto 0)
11
12
13
14
15
16
17
      end entity;
      architecture behavior of Mod8Counter is
18
19
20
21
22
22
24
25
26
27
28
29
31
31
33
33
33
33
40
41
42
43
      begin
            process (CLK)
            variable CountBuffer: std_logic_vector(2 downto 0);
            begin
                 if(CLK'event and CLK='1') then
                       CountBuffer := CountBuffer + 1;
                 end if:
                 if(CountBuffer >= 7) then
   RegisterClock <= '1';</pre>
                       RegisterClock <= '0';</pre>
                 end if;
            SelOut <= CountBuffer;</pre>
            end process;
      end architecture;
```

Page 1 of 1 Revision: atv00