Project: atv07

```
Date: September 07, 2024
            1
            2
            3
            4
            5
6
7
           8
           9
         10
         11
        12
13
        14
15
         16
17
         18
         19
        20
21
22
23
24
25
26
27
28
29
31
33
34
35
36
37
38
39
        40
41
44
44
44
44
44
45
55
55
55
55
55
56
66
66
63
         64
         65
         66
         67
         68
```

69

70

```
module GeradorImagem (
     input wire clk25,
     input wire Hsync, Hactive,
     input wire Vsync, Vactive,
     input wire enable,
     input wire[8:0] CircleRow,
     input wire[9:0] CircleCol;
     output reg[7:0] R,G,B
);
     wire[8:0] Row;
     wire[9:0] Col;
     ContadorLinha contLinha(Hsync, Vsync, Vactive, Row);
     ContadorColuna contColuna(Hsync, clk25, Hactive, Col);
     wire [8:0] RowInferior, RowSuperior;
     wire [9:0] ColInferior, ColSuperior;
     reg[9:0] DistanceToEnd;
     assign RowInferior = CircleRow - 9'd20;
assign RowSuperior = CircleRow + 9'd20;
     assign ColInferior = CircleCol - 10'd15;
     assign ColSuperior = CircleCol + 10'd15;
     //teste
     reg [20:0] CircleEquation;
reg [20:0] RadiusSquared;
reg [9:0] x_diff;
reg [8:0] y_diff;
     localparam [9:0] RADIUS = 10'd30;
     always @(enable,CircleRow,CircleCol,Row,Col) begin
  if( enable == 1'b1) begin
               x_diff = (Col > CircleCol) ? (Col - CircleCol) : (CircleCol - Col);
y_diff = (Row > CircleRow) ? (Row - CircleRow) : (CircleRow - Row);
               CircleEquation = (x_diff * x_diff) + (y_diff * y_diff);
               RadiusSquared = RADIUS * RADIUS;
               if (CircleEquation <= RadiusSquared) begin</pre>
                    // If pixel is within the circle
                    R \le 8'h00;
                    G <= 8'h00;
B <= 8'hff;
               end
               else begin
                    R <= 8'hff;
G <= 8'hff;
B <= 8'hff;
               end
          end
          else begin
               R <= 8'h00;
G <= 8'h00;
               B <= 8'h00;
          end
     end
endmodule
```

```
module ContadorLinha (
    input wire Hsync, Vsync, Vactive,
    output reg[8:0] row

);

always @(posedge Hsync ) begin
    if (Vsync == 1'b0) row <= 9'd0;
    else if (Vactive == 1'b1) row <= row + 9'd1;
end
endmodule</pre>
```

```
module ContadorColuna (
   input wire Hsync, clk25, Hactive,
   output reg[9:0] col

4 );

6 always @(posedge clk25 ) begin
   if (Hsync == 1'b0) col <= 10'd0;
   else if (Hactive == 1'b1) col <= col + 10'd1;
   end

10
endmodule</pre>
```



