```
module Arquitetura (
    input wire[3:0]InputA, InputB,
    input wire clock50Mhz, reset,

output wire[2:0] PrStateLed,NxStateLed,
    output wire[6:0] InputASsdU,InputASsdD,
    output wire[6:0] InputBSsdU,InputBSsdD,
    output wire[6:0] AluoutSsdU,AluoutSsdD
);

wire clock1Hz;
entrada entrada01(clock50Mhz, reset, clock1Hz);

wire[3:0] Aluout;
sistema sistema01(clock1Hz, reset, InputA, InputB, Aluout, PrStateLed, NxStateLed);

saida saida01(InputA, InputB, Aluout, InputASsdU, InputBSsdU, InputBSsdU, AluoutSsdU, AluoutSsdU, AluoutSsdD);
```

19

endmodule

Page 1 of 1 Revision: atv04