
```
1
      library ieee;
      use ieee numeric_std all;
      use IEEE.STD_LOGIC_1164.ALL;
      use IEEE.STD_LOGIC_ARITH.ALL;
      use IEEE.STD_LOGIC_UNSIGNED .ALL;
 6
      entity sistema is
 8
           port (
 9
10
                 CLK: in std_logic;
11
                 D: in std_logic_vector(7 downto 0);
12
13
                 En: in std_logic;
14
15
                DataOut: out std_logic;
                 Counter: out std_logic_vector(2 downto 0)
16
17
      end entity;
18
19
20
21
22
22
23
24
25
26
27
28
29
30
31
33
33
33
33
34
44
44
44
44
44
44
47
      architecture behavior of sistema is
           component DataRegister is
                Port(
                      CLK: in std_logic;
                      D: in std_logic_vector(7 downto 0);
Q: out std_logic_vector(7 downto 0)
           end component;
           signal Q: std_logic_vector(7 downto 0);
           component Mux is
                port(
                      DataIn: in std_logic_vector(7 downto 0);
                      Sel: in std_logic_vector(2 downto 0);
En: in std_logic;
                      DataOut: out std_logic
                 );
           end component;
           component Mod8Counter is
                 port
                      CLK: in std_logic;
                      RegisterClock: out std_logic;
SelOut: out std_logic_vector(2 downto 0)
           end component;
           signal RegisterClock: std_logic;
signal SelOut: std_logic_vector(2 downto 0);
48
49
50
51
52
53
54
55
56
57
      begin
           DR1: DataRegister port map(RegisterClock,D,Q);
           MX1: Mux port map(Q,SelOut,En,DataOut);
           M8C1: Mod8Counter port map(CLK, RegisterClock, SelOut);
           Counter <= SelOut;</pre>
58
59
      end architecture;
```

Date: April 11, 2024 Project: atv00



Simulation Waveform Editor - C:/Users/welly/Documents/GitHub/LT39A/pratica00/Quartus/atv00 - atv00 - [atv00_20240411210944.sim.vwf (Read-Only)] <u>F</u>ile <u>E</u>dit <u>V</u>iew <u>S</u>imulation <u>H</u>elp Search altera.com | N Q | & & A Z X X X X X X X X X X A | 画際 Master Time Bar: 0 ps Pointer: 229.49 ns Interval: 229.49 ns Name Value at Ops 40,0 ns 80,0 ns 120,0 ns 160,0 ns 200,0 ns 240,0 ns 280,0 ns 320,0 ns 320,0 ns 360,0 ns 440,0 ns 440,0 ns 480,0 ns 520,0 ns 560,0 ns 640,0 ns 680,0 ns 720,0 ns 760,0 ns 800,0 ns 840,0 ns 880,0 ns 920,0 ns 960,0 ns 1.0 us 60,0 ns 640,0 ns 680,0 ns 720,0 ns 760,0 ns 800,0 ns 840,0 ns 880,0 ns 920,0 ns 960,0 ns 1.0 us 60,0 ns 640,0 ns 640,0 ns 680,0 ns 720,0 ns 760,0 ns 800,0 ns 840,0 ns 880,0 ns 920,0 ns 960,0 ns 1.0 us 60,0 ns 640,0 CLK B0 (000 X 001 X 010 X 101 X 100 X 101 X 110 X 111 X 000 X 001 X 010 X 011 X 100 X 101 X 110 X 111 X 000 X 001 X 010 X D[7] B 0 B 00000000 D[6] B 0 in D[5] B 0 D[4] B 0 in_ D[3] B 0 D[2] B 0 in_ D[1] B 0 D[0] B 0 DataOut B 0

