```
LIBRARY ieee;
USE ieee.std_logic_1164_all;
      USE ieee.numeric_std.all;
      entity blocoOperacional is
 6
7
           port
               InpA,InpB: in unsigned(3 downto 0);
selA: in std_logic;
wrA,wrB: in std_logic;
 8
10
11
                ALUop: in std_logic_vector(1 downto 0);
12
13
14
15
                reset: in std_logic;
                ALUout: buffer unsigned (4 downto 0)
16
17
      end entity;
190122222222333333333344424444555555555555661
10012222222222333333333344423445678901
      architecture behavior of blocoOperacional is
           component multiplexador is
                port
                     Inp0,Inp1: in unsigned(3 downto 0);
                     selA: in std_logic;
                     OutMux: out unsigned (3 downto 0)
           end component;
           signal OutMux: unsigned(3 downto 0);
           component registrador is
                port
                     DataIn: in unsigned(3 downto 0);
                     clock, reset: in std_logic;
                     DataOut: out unsigned(3 downto 0)
                );
           end component;
           signal DataOutA, DataOutB: unsigned(3 downto 0);
           component ULA is
                port
                     A,B: in unsigned(3 downto 0);
                     ALUop: in std_logic_vector(1 downto 0);
                     ALUout: out unsigned (4 downto 0)
           end component;
           --signal ALUout4bits: unsigned(3 downto 0);
      begin
          --ALUout4bits <= ALUout(3 downto 0);
           mux1: multiplexador port map(ALUout(3 downto 0), InpA, selA, OutMux);
           regA: registrador port map(OutMux, wrA, reset, DataOutA);
regB: registrador port map(InpB, wrB, reset, DataOutB);
           alu1: ULA port map(DataOutA, DataOutB, ALUop, ALUout);
62
63
      end architecture;
```