
```
module ControlUnit (
 1
 2
           input wire clock1Hz, reset,
 3
 4
           input wire day,
 5
           output reg WriteEnable, MemoryEnable,
 6
 7
           input wire TimerTrigger
 8
           output reg[7:0] TimerRef,
 9
10
           output wire[1:0] PresentStateFlag
11
      );
12
13
           assign PresentStateFlag = PresentState;
14
15
           parameter
16
17
                Idle = 2'd0,
Write = 2'd1,
Read = 2'd2;
18
19
            reg[1:0] PresentState, NextState;
20
21
           //Bloco Sequencial
22
           always @(posedge clock1Hz or posedge reset) begin
23
24
25
26
27
28
29
30
31
32
                 if (reset) begin
                      PresentState <= Idle;</pre>
                 end
                 else begin
                      PresentState <= NextState;</pre>
                 end
           end
            //Transições
           always @(*) begin
33
34
35
36
37
38
39
                 case(PresentState)
                      default: begin
                      end
                      Idle: begin
                           if(TimerTrigger) NextState <= Write;</pre>
                           else NextState <= Idle;</pre>
                      end
40
41
42
43
44
45
                      Write: begin
                           if(TimerTrigger) NextState <= Read;</pre>
                           else NextState <= Write;</pre>
                      end
                      Read: begin
                           if(TimerTrigger) NextState <= Idle;</pre>
46
47
48
49
55
55
55
55
56
57
56
66
66
66
63
                           else NextState <= Read;</pre>
                      end
                 endcase
           end
            //Bloco Combinacional
           always @(*) begin
                 case(PresentState)
                      default begin
                      end
                      Idle: begin
                           TimerRef = 8'd5;
WriteEnable = 1'd0;
MemoryEnable = 1'd0;
                      end
                      Write: begin
                           TimerRef = 8'd10;
64
                           WriteEnable = dav;
65
                           MemoryEnable = 1'd1;
66
67
68
69
70
71
72
73
74
                      end
                      Read: begin
                           TimerRef = 8'd10;
                           WriteEnable = 1'd0;
                           MemoryEnable = 1'd1;
                      end
                 endcase
           end
      endmodule
```

Date: August 23, 2024 Project: pratica05



```
module Sistema (
           input wire clock50MHz, clock1Hz, reset,
4
5
6
7
8
9
10
           input wire dav,
input wire[3:0] KeypadData,
           input wire[3:0] AddressIn,
           output reg[3:0] DataOut,
11
12
13
14
15
16
17
           output wire[1:0] PresentStateFlag
      );
           wire_WriteEnable, MemoryEnable, TimerTrigger;
           wire[7:0] TimerRef;
ControlUnit inst00(clock1Hz, reset, dav, WriteEnable, MemoryEnable, TimerTrigger,
      TimerRef, PresentStateFlag);
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
           Timer inst01(TimerRef, clock1Hz, reset, TimerTrigger);
           wire MemoryClock;
           assign MemoryClock = (MemoryEnable == 1'b1) ? clock50MHz : 1'bZ;
           wire[3:0] RamData;
RamMemory inst02(MemoryClock, WriteEnable, AddressIn, KeypadData, RamData);
           always @(*) begin
                case (PresentStateFlag)
2'd0: DataOut = DataOut;
                     2'd1: DataOut = DataOut;
                     2'd2: DataOut = RamData;
                     default: begin
                     end
                endcase
36
37
           end
      endmodule
```

Date: August 23, 2024 Project: pratica05

