
Date: June 13, 2024 Project: atv03



oject Navigator														
Entity:Instance	Logic Cells	ed Logic F	I/O Registers	Memory Bits	M9Ks	DSP Elements	DSP 9x9	DSP 18x18	Pins	Virtual Pins	LUT-Only LCs	Register-Only LCs	LUT/Register LCs	Full Hierarchy Name
✓ ♣ Arquitetura ♣	115 (0)	0 (0)	0 (0)	0	0	0	0	0	82	0	115 (0)	0 (0)	0 (0)	Arquitetura
> 🛅 Divisor:div1	33 (0)	0 (0)	O (O)	0	0	0	0	0	0	0	33 (0)	0 (0)	0 (0)	Arquitetura Divisor:div1
Entrada:ent1	8 (8)	0 (0)	0 (0)	0	0	0	0	0	0	0	8 (8)	0 (0)	0 (0)	Arquitetura Entrada:ent1
> Boo Saida:sai1	74 (0)	0 (0)	0 (0)	0	0	0	0	0	0	0	74 (0)	0 (0)	0 (0)	Arquitetura Saida:sai1

🥎 Simulation Waveform Editor - C:/Users/welly/Documents/GitHub/LT39A/pratica03/atv03 - atv03 - [atv03_20240613175840.sim.vwf (Read-Only)] File Edit View Simulation Help Search altera.com <u>▶</u> **Q** | & & A ≛ Æ Æ Æ Æ Æ Æ Æ Æ Æ Æ Æ ∰ Master Time Bar: 0 ps ◆ Pointer: 327.93 ns Interval: 327.93 ns 0ps 40,0 ns 80,0 ns 120,0 ns 160,0 ns 200,0 ns 240,0 ns 280,0 ns 320,0 ns 360,0 ns 400,0 ns 440,0 ns 480,0 ns 520,0 ns 560,0 ns 600,0 ns 640,0 ns 680,0 ns 720,0 ns 760,0 ns 800,0 ns 840,0 ns 880,0 ns 920,0 ns 960,0 ns 1.0 us no ps Value at 0 ps B 0000 ⇒ > Asig BXXXX XzzX_ 0000 0100 0110 B 0000 0000 0001 0010 0011 XzzX 👺 > Bsig BXXXX 0000 0001 X 0010 0011 **©**₩X Enable во 👺 > Qsig BXXXX XX. 👺 > Rsig BXXXX (XXX) 0000 $\square X$ 0000 Strobe во X ZZZZZZZZ 1000000 👺 > ssdAD B XXXXZZX 1000000 Ж 👺 > ssdAU BXXXXXXX 1000000 0100100 ZZZZZZZ _* 0000010 1000000 **X** ZZZZZZZ **X** 🛎 > ssdBD BXXXXZZX 1000000 X ZZZZZZZ X 👺 > ssdBU BXXXXXXX 1000000 XXX OX X ZZZZZZZ X ⇒ > ssdQD BXXXXZZX 1111001 1000000 1000000 **XX** 0100100 X ZZZZZZZ ⇒ ssdQU BXXXXXXX XXXXX 0010010 0100100 ⇒ > ssdRD BXXXXZZX 1000000 ZZZZZZZ 1000000 👺 > ssdRU BXXXXXXX 1000000 X ZZZZZZZ X 1000000

18

endmodule

Page 1 of 1 Revision: atv03