



```
1  LIBRARY ieee;
2  USE ieee.std_logic_1164.all;
3  USE ieee.numeric_std.all;
4
5  entity blocoOperacional is
6      port
7      (
8          InpA,InpB: in unsigned(3 downto 0);
9          selA: in std_logic;
10         wrA,wrB: in std_logic;
11         ALUop: in std_logic_vector(1 downto 0);
12         reset: in std_logic;
13
14         ALUout: buffer unsigned(4 downto 0)
15     );
16 end entity;
17
18 architecture behavior of blocoOperacional is
19
20     component multiplexador is
21         port
22         (
23             Inp0,Inp1: in unsigned(3 downto 0);
24             selA: in std_logic;
25
26             OutMux: out unsigned(3 downto 0)
27         );
28     end component;
29     signal OutMux: unsigned(3 downto 0);
30
31     component registrador is
32         port
33         (
34             DataIn: in unsigned(3 downto 0);
35             clock, reset: in std_logic;
36
37             DataOut: out unsigned(3 downto 0)
38         );
39     end component;
40     signal DataOutA,DataOutB: unsigned(3 downto 0);
41
42     component ULA is
43         port
44         (
45             A,B: in unsigned(3 downto 0);
46             ALUop: in std_logic_vector(1 downto 0);
47
48             ALUout: out unsigned(4 downto 0)
49         );
50     end component;
51
52     --signal ALUout4bits: unsigned(3 downto 0);
53
54 begin
55
56     --ALUout4bits <= ALUout(3 downto 0);
57
58     mux1: multiplexador port map(ALUout(3 downto 0), InpA, selA, OutMux);
59     regA: registrador port map(OutMux, wrA, reset, DataOutA);
60     regB: registrador port map(InpB, wrB, reset, DataOutB);
61     alu1: ULA port map(DataOutA, DataOutB, ALUop, ALUout);
62
63 end architecture;
```