```
module GeradorControle (
   input wire clk50,
   output wire clk25,
   output wire Hsync, Hactive,
   output wire Vsync, Vactive,
   output wire enable
);

Counter gF(clk50,clk25);
   GeradorSync gS(clk25, Hsync, Hactive, Vsync, Vactive, enable);
endmodule
```

```
1 module Counter (
2 input wire clk50,
3 output reg clk25
4 );
5
6 always @(negedge clk50) begin
7 clk25 <= ~clk25;
8 end
9
10 endmodule</pre>
```

Date: September 07, 2024

```
module GeradorSync (
    input wire clk25,
    output wire Hsync, Hactive,
    output wire Vsync, Vactive,
    output wire enable
);

GeradorHorizontal gH(clk25,Hsync, Hactive);
    GeradorVertical gV(Hsync,Vsync, Vactive);
    assign enable = Hactive & Vactive;
endmodule
```

```
module GeradorHorizontal (
input wire clk25,
output reg Hsync, Hactive
);

localparam Hp = 96, Hbp = 48,
Hact = 640, Hfp = 16;

reg[9:0] count;

always @(posedge clk25) begin
count <= count + 10'd1;
if (count == Hp) Hsync <= 1'b1;
else if(count == Hp+Hbp) Hactive <= 1'b1;
else if(count == Hp+Hbp+Hact) Hactive <= 1'b0;
else if(count == Hp+Hbp+Hact+Hfp) begin
Hsync <= 1'b0;
count <= 10'd0;
end
end
end
end
end</pre>
```

Date: September 07, 2024



