```
2
  3
  4
5
 6
7
 8
10
11
12
13
14
15
16
17
18
19
81
```

```
LIBRARY ieee;
USE ieee.std_logic_1164.all;
entity StateMachine_ControlUnit is
     port (
           clock,reset: in std_logic;
           dv: in std_logic;
           RegSelA, RegWrA, RegWrB: out std_logic;
           RegALUop: out std_logic_vector(1 downto 0);
           RegPrState,RegNxState: out std_logic_vector(1 downto 0)
end entity;
architecture behavior of StateMachine_ControlUnit is
type states is (idle, load, store);
signal PresentState, NextState: states;
signal selA, wrA, wrB: std_logic;
signal ALUop: std_logic_vector(1 downto 0);
signal PrState, NxState: std_logic_vector(1 downto 0);
begin
      process(clock, reset)
     begin
           if reset = '0' then
                PresentState <= idle;</pre>
           elsif rising_edge(clock) then
                 PresentState <= NextState;</pre>
           end if;
     end process;
      process(PresentState,dv)
     begin
           case PresentState is
                when idle =>
                                      selA <= '0';
wrA <= '0';
wrB <= '0';
                                      ALUop <= "01":
                                      PrState <= "01";
                                       if dv = '1' then
                                            NextState <= load;
NxState <= "10";</pre>
                                      else
                                            NextState <= idle;
NxState <= "01";</pre>
                                       end if;
                                      selA <= '1';
wrA <= '1';
wrB <= '1';
ALUop <= "01";
PrState <= "10";</pre>
                when load =>
                                      NextState <= store;
NxState <= "11";</pre>
                                      selA <= '0';
wrA <= '1';
wrB <= '0';</pre>
                when store =>
                                      ALUop <= "11";
                                       PrState <= "11":
                                      NextState <= idle;
NxState <= "01";</pre>
           end case;
     end process;
      process(clock, reset)
      begin
```

Page 2 of 2 Revision: atv02