```
module operacional (
    input wire[3:0] inpA,inpB,
    input wire clk, reset,

input wire selA,wrA,wrB,
    input wire[1:0] aluop,

output wire[3:0] result

);

wire[3:0] outMux;
    muxIn mux01 (.zero(result), .one(inpA), .sel(selA), .s(outMux));

wire[3:0] outReg01, outReg02;
    registrador reg01 (clk,reset,wrA,outMux,outReg01);
    registrador reg02 (clk,reset,wrB,inpB,outReg02);

ALU2bits alu01 (outReg01,outReg02,aluop,result);
endmodule
```

Page 1 of 1 Revision: atv04

```
1  module muxIn (
2     input wire[3:0] zero, one,
3     input wire sel,
4     output reg[3:0] s
5  );
6     always @(sel) begin
7     if(sel) begin
8     s = one;
9     end else begin
10     s = zero;
11     end
12     end
13     endmodule
```

Page 1 of 1 Revision: atv04

```
module ALU2bits (
   input wire [3:0] inputA, // 4-bit input A
   input wire [3:0] inputB, // 4-bit input B
   input wire [1:0] opcode, // 2-bit opcode
   output reg [3:0] result // 4-bit output result

  1
  2
  3
4
5
6
7
8
9
10
          );
                  wire[3:0]Q,R;
                  Divisor Divisor01(Q,R,inputA,inputB);
always @(*) begin
                          case (opcode)
2'b00: begin
result = inputA;
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
27
28
30
                                   end
                                   2'b01: begin
                                           result = inputB;
                                   end
                                   2'b10: begin
                                           result = Q;
                                   2'b11: begin
                                           result = R;
                                  default: begin
    result = 4'b0000;
                          endcase
31
32
                  end
33
          endmodule
```

Date: August 16, 2024 Project: atv04



