

```
1  module DisplayControlUnit (
2      input wire clock500Hz, reset,
3
4      input wire[7:0] phrase,
5
6      output reg[4:0] char_index,
7
8      output reg RS,RW,
9      output wire E,
10     output reg[7:0] DB
11 );
12
13     assign E = clock500Hz;
14
15     // Estados
16     parameter
17         FS1 = 4'd0,
18         FS2 = 4'd1,
19         FS3 = 4'd2,
20         FS4 = 4'd3,
21         ClearDisplay = 4'd4,
22         DisplayControl = 4'd5,
23         EntryMode = 4'd6,
24         ReturnHome = 4'd7,
25         SetAddress = 4'd8,
26         WriteChar = 4'd9;
27
28     reg[3:0] PresentState,NextState;
29
30     // Bloco sequencial - Estados
31     always @(posedge reset or posedge clock500Hz) begin
32         if(reset) begin
33             PresentState <= FS1;
34             char_index <= 5'd0;
35         end
36         else begin
37             PresentState <= NextState;
38             if(PresentState == WriteChar) begin
39                 char_index <= char_index + 5'd1;
40             end
41             if(NextState == ReturnHome) begin
42                 char_index <= 5'd0;
43             end
44         end
45     end
46 end
47
48 // Bloco Combinacional - Estados
49 always @(*) begin
50     case(PresentState)
51
52         default: begin
53             RS = 1'b0;
54             RW = 1'b0;
55             DB = 8'b00111000;
56             NextState = FS1;
57         end
58
59         FS1: begin
60             RS = 1'b0;
61             RW = 1'b0;
62             DB = 8'b00111000;
63             NextState = FS2;
64         end
65
66         FS2: begin
67             RS = 1'b0;
68             RW = 1'b0;
69             DB = 8'b00111000;
70             NextState = FS3;
71         end
72
73         FS3: begin
74             RS = 1'b0;
75             RW = 1'b0;
76             DB = 8'b00111000;
77             NextState = FS4;
78         end
79
80         FS4: begin
81             RS = 1'b0;
```


```
82         RW = 1'b0;
83         DB = 8'b00111000;
84         NextState = ClearDisplay;
85     end
86
87     ClearDisplay: begin
88         RS = 1'b0;
89         RW = 1'b0;
90         DB = 8'b00000001;
91         NextState = DisplayControl;
92     end
93
94     DisplayControl: begin
95         RS = 1'b0;
96         RW = 1'b0;
97         DB = 8'b00001100;
98         NextState = EntryMode;
99     end
100
101     EntryMode: begin
102         RS = 1'b0;
103         RW = 1'b0;
104         DB = 8'b00000110;
105         NextState = WriteChar;
106     end
107
108     ReturnHome: begin
109         RS = 1'b0;
110         RW = 1'b0;
111         DB = 8'b10000000;
112         NextState = WriteChar;
113     end
114
115     SetAddress: begin
116         RS = 1'b0;
117         RW = 1'b0;
118         DB = 8'b11000000;
119         NextState = WriteChar;
120     end
121
122     WriteChar: begin
123         RS = 1'b1;
124         RW = 1'b0;
125         DB = phrase;
126
127         if (char_index == 5'd15) begin
128             NextState = SetAddress;
129         end
130         else if (char_index == 5'd31) begin
131             NextState = ReturnHome;
132         end
133         else begin
134             NextState = WriteChar;
135         end
136     end
137 end
138 endcase
139 end
140
141 endmodule
```

```
1  module PhraseBank(  
2      input wire clock,  
3      input wire[4:0] DisplayAddr,  
4  
5      input wire[3:0] AddressIn, DataIn, KeypadDataIn,  
6      input wire[1:0] PresentStateFlag,  
7  
8      output reg[7:0] Phrase  
9  );  
10  
11      wire[7:0] OutPadrao;  
12      wire[3:0] AddressInUnit, AddressInTens, DataInUnit, DataInTens, KeypadDataInUnit,  
13      KeypadDataInTens;  
14      Deconcatener inst00(AddressIn, DataIn, KeypadDataIn, AddressInUnit, AddressInTens,  
15      DataInUnit, DataInTens, KeypadDataInUnit, KeypadDataInTens);  
16      RomPadrao inst01 (clock, DisplayAddr, OutPadrao);  
17      reg[7:0] Numbers [0:9];  
18      initial begin  
19          Numbers[0] = "0";  
20          Numbers[1] = "1";  
21          Numbers[2] = "2";  
22          Numbers[3] = "3";  
23          Numbers[4] = "4";  
24          Numbers[5] = "5";  
25          Numbers[6] = "6";  
26          Numbers[7] = "7";  
27          Numbers[8] = "8";  
28          Numbers[9] = "9";  
29      end  
30  
31      reg[7:0] RomState [0:2];  
32      initial begin  
33          RomState[0] = "I";  
34          RomState[1] = "W";  
35          RomState[2] = "R";  
36      end  
37  
38      always @(*) begin  
39  
40          if(DisplayAddr == 5'd4) Phrase = Numbers[AddressInTens];  
41          else if(DisplayAddr == 5'd5) Phrase = Numbers[AddressInUnit];  
42  
43          else if(DisplayAddr == 5'd14) Phrase = RomState[PresentStateFlag];  
44  
45          else if(DisplayAddr == 5'd20) Phrase = Numbers[KeypadDataInTens];  
46          else if(DisplayAddr == 5'd21) Phrase = Numbers[KeypadDataInUnit];  
47  
48          else if(DisplayAddr == 5'd29) Phrase = Numbers[DataInTens];  
49          else if(DisplayAddr == 5'd30) Phrase = Numbers[DataInUnit];  
50  
51          else Phrase = OutPadrao;  
52      end  
53  
54  endmodule
```

```
1  module RomPadrao (
2      input wire clock,
3      input wire[4:0] addr,
4
5      output reg[7:0] dataOut
6  );
7
8      reg[7:0] phrase [0:31];
9      initial begin
10         phrase[0] = "A";
11         phrase[1] = "i";
12         phrase[2] = "n";
13         phrase[3] = ".";
14         phrase[4] = "X"; // Dezena Address
15         phrase[5] = "X"; // Unidade Address
16         phrase[6] = " ";
17         phrase[7] = " ";
18         phrase[8] = "S";
19         phrase[9] = "t";
20         phrase[10] = "a";
21         phrase[11] = "t";
22         phrase[12] = "e";
23         phrase[13] = ".";
24         phrase[14] = "Y"; // R ou W
25         phrase[15] = " ";
26
27
28
29         phrase[16] = "D";
30         phrase[17] = "i";
31         phrase[18] = "n";
32         phrase[19] = ".";
33         phrase[20] = "X"; // Dezena DataTeclado
34         phrase[21] = "X"; // Unidade DataTeclado
35         phrase[22] = " ";
36         phrase[23] = " ";
37         phrase[24] = "D";
38         phrase[25] = "o";
39         phrase[26] = "u";
40         phrase[27] = "t";
41         phrase[28] = ".";
42         phrase[29] = "Y"; // Dezena DataMemoria
43         phrase[30] = "Y"; // Unidade DataMemoria
44         phrase[31] = " ";
45     end
46
47     always @(posedge clock ) begin
48         dataOut <= phrase[addr];
49     end
50 end
51 endmodule
52
```

```
1  module Deconcatener (
2      input wire[3:0] AddressIn, DataIn, KeypadDataIn,
3
4      output wire[3:0] AddressInUnit, AddressInTens, DataInUnit, DataInTens,
5      KeypadDataInUnit, KeypadDataInTens
6  );
7  assign AddressInUnit = AddressIn % 10;
8  assign AddressInTens = AddressIn / 10;
9
10 assign DataInUnit = DataIn % 10;
11 assign DataInTens = DataIn / 10;
12
13 assign KeypadDataInUnit = KeypadDataIn % 10;
14 assign KeypadDataInTens = KeypadDataIn / 10;
15
16 endmodule
```

```
1  module saida (  
2      input wire clock50MHz, clock500Hz, reset,  
3  
4      input wire[3:0] AddressIn, DataIn, KeypadDataIn,  
5      input [1:0] PresentStateFlag,  
6  
7      output wire RS,RW,  
8      output wire E,  
9      output wire[7:0] DB,  
10     output wire LCD_Blon, LCD_On  
11 );  
12  
13 assign LCD_Blon = 1'b1;  
14 assign LCD_On = 1'b1;  
15  
16 wire[4:0] DisplayAddr;  
17 wire[7:0] Phrase;  
18 PhraseBank inst01 (clock50MHz, DisplayAddr, AddressIn, DataIn, KeypadDataIn,  
    PresentStateFlag, Phrase);  
19  
20 DisplayControlUnit inst02 (clock500Hz, reset, Phrase, DisplayAddr, RS, RW, E, DB);  
21  
22 endmodule
```





Master Time Bar: 0 ps

Pointer: 370.63 ns

Interval: 370.63 ns

Start:

End:

