```
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
 1
      use IEEE numeric_std ALL;
 4
      entity ClockDivider is
   port ( clk: in std_logic;
      clock_out: out std_logic);
 6
 8
      end entity;
10
      architecture behavior of ClockDivider is
11
12
13
14
15
16
17
          signal count: integer:=1;
signal tmp : std_logic := '0';
           signal oscillator: integer := 50000000;
           signal newfrequency: integer := 1;
begin
          process(clk)
              variable halfPeriod: integer := (oscillator)/(newfrequency*2);
          begin
              if(clk'event and clk='1') then
                  count <=count+1
                  if (count > halfPeriod) then -- usar 2500000 na FPGA
                      tmp <= NOT tmp;</pre>
                      count \leftarrow 1;
              end if;
end if;
              clock_out <= tmp;</pre>
          end process;
      end architecture;
39
40
```

Page 1 of 1 Revision: atv00

Date: April 11, 2024 Project: atv00

