```verilog
1   module Subtractor(output [3:0]S, output Bout, input [3:0]A,B, input Bin);
2       assign {Bout,S} = (A-B)-Bin;
3   endmodule
```