







```
1  module DecoderSsd_4bits_Dec (input [3:0]In, output [6:0]OutDezena,OutUnidade);
2
3      reg [6:0] seven_seg [0:9];
4
5      initial begin
6          seven_seg[0] = 7'b1000000;
7          seven_seg[1] = 7'b1111001;
8          seven_seg[2] = 7'b0100100;
9          seven_seg[3] = 7'b0110000;
10         seven_seg[4] = 7'b0011001;
11         seven_seg[5] = 7'b0010010;
12         seven_seg[6] = 7'b0000010;
13         seven_seg[7] = 7'b1111000;
14         seven_seg[8] = 7'b0000000;
15         seven_seg[9] = 7'b0011000;
16     end
17
18     reg[3:0] Dezena;
19     reg[3:0] Unidade;
20
21     always @(In)
22     begin
23
24         Dezena = In / 10;
25         Unidade = In % 10;
26
27     end
28
29     assign OutDezena = seven_seg[Dezena];
30     assign OutUnidade = seven_seg[Unidade];
31
32
33 endmodule
```

```
1  module saida(input [3:0]Q,R,A,B, input Strobe, output [6:0]ssdQD,ssdQU,ssdRD,ssdRU,ssdAD,
   ssdAU,ssdBD,ssdBU);
2
3      wire [6:0]ssdQDs,ssdQUs,ssdRDs,ssdRUs,ssdADs,ssdAUs,ssdBDS,ssdBUS;
4
5      DecoderSsd_4bits_Dec  ssdA(A,ssdADs,ssdAUs);
6      DecoderSsd_4bits_Dec  ssdB(B,ssdBDS,ssdBUS);
7      DecoderSsd_4bits_Dec  ssdQ(Q,ssdQDs,ssdQUs);
8      DecoderSsd_4bits_Dec  ssdR(R,ssdRDs,ssdRUs);
9
10     assign ssdQD = (Strobe == 1'b0) ? ssdQDs : 7'bzzzzzzz;
11     assign ssdQU = (Strobe == 1'b0) ? ssdQUs : 7'bzzzzzzz;
12     assign ssdRD = (Strobe == 1'b0) ? ssdRDs : 7'bzzzzzzz;
13     assign ssdRU = (Strobe == 1'b0) ? ssdRUs : 7'bzzzzzzz;
14     assign ssdAD = (Strobe == 1'b0) ? ssdADs : 7'bzzzzzzz;
15     assign ssdAU = (Strobe == 1'b0) ? ssdAUs : 7'bzzzzzzz;
16     assign ssdBD = (Strobe == 1'b0) ? ssdBDS : 7'bzzzzzzz;
17     assign ssdBU = (Strobe == 1'b0) ? ssdBUS : 7'bzzzzzzz;
18
19
20 endmodule
```