```
1
      library ieee;
      use ieee numeric_std all;
      use IEEE.STD_LOGIC_1164.ALL;
      use IEEE.STD_LOGIC_ARITH.ALL;
      use IEEE.STD_LOGIC_UNSIGNED .ALL;
 6
      entity sistema is
 8
           port (
 9
10
                 CLK: in std_logic;
11
                 D: in std_logic_vector(7 downto 0);
12
13
                 En: in std_logic;
14
15
                DataOut: out std_logic;
                 Counter: out std_logic_vector(2 downto 0)
16
17
      end entity;
18
19
20
21
22
22
22
24
25
26
27
28
29
30
31
33
33
33
33
34
44
44
44
44
44
44
47
      architecture behavior of sistema is
           component DataRegister is
                Port(
                      CLK: in std_logic;
                      D: in std_logic_vector(7 downto 0);
Q: out std_logic_vector(7 downto 0)
           end component;
           signal Q: std_logic_vector(7 downto 0);
           component Mux is
                port(
                      DataIn: in std_logic_vector(7 downto 0);
                      Sel: in std_logic_vector(2 downto 0);
En: in std_logic;
                      DataOut: out std_logic
                 );
           end component;
           component Mod8Counter is
                 port
                      CLK: in std_logic;
                      RegisterClock: out std_logic;
SelOut: out std_logic_vector(2 downto 0)
           end component;
           signal RegisterClock: std_logic;
signal SelOut: std_logic_vector(2 downto 0);
48
49
50
51
52
53
54
55
56
57
      begin
           DR1: DataRegister port map(RegisterClock,D,Q);
           MX1: Mux port map(Q,SelOut,En,DataOut);
           M8C1: Mod8Counter port map(CLK, RegisterClock, SelOut);
           Counter <= SelOut;</pre>
58
59
      end architecture;
```