```
Date: September 07, 2024

1    module Counter (
2         input wire clk50,
3         output reg clk25
4    );
5
6         always @(negedge clk50) begin
7         clk25 <= ~clk25;
8         end
9
10    endmodule</pre>
```

Page 1 of 1 Revision: atv07