


Entity:Instance	Logic Cells	Logic Functions	I/O Registers	Memory Bits	M9Ks	DSP Elements	DSP 9x9	DSP 18x18	Pins	Virtual Pins	LUT-Only LCs	Register-Only LCs	LUT/Register LCs	Full Hierarchy Name
▼ Cyclone IV E: EP4CE115F29C7														
▼ Arquitetura	115 (0)	0 (0)	0 (0)	0	0	0	0	0	82	0	115 (0)	0 (0)	0 (0)	Arquitetura
> Divisor:div1	33 (0)	0 (0)	0 (0)	0	0	0	0	0	0	0	33 (0)	0 (0)	0 (0)	Arquitetura Divisor:div1
> Entrada:ent1	8 (8)	0 (0)	0 (0)	0	0	0	0	0	0	0	8 (8)	0 (0)	0 (0)	Arquitetura Entrada:ent1
> Saida:sai1	74 (0)	0 (0)	0 (0)	0	0	0	0	0	0	0	74 (0)	0 (0)	0 (0)	Arquitetura Saida:sai1



```
1  module Arquitetura(  input [3:0]A,B,
2                        input Enable,Strobe,
3                        output [6:0]ssdQD,ssdQU,ssdRD,ssdRU,ssdAD,ssdAU,ssdBD,ssdBu,
4                        output [3:0]Asig,Bsig,Qsig,Rsig);
5
6      wire [3:0]Ao,Bo;
7      wire [3:0]Q,R;
8
9      Entrada  ent1(A,B,Enable,Ao,Bo);
10     Divisor   div1(Q,R,Ao,Bo);
11     Saida     sai1(Q,R,Ao,Bo,Strobe,ssdQD,ssdQU,ssdRD,ssdRU,ssdAD,ssdAU,ssdBD,ssdBu);
12
13     assign Asig = Ao;
14     assign Bsig = Bo;
15     assign Qsig = Q;
16     assign Rsig = R;
17
18 endmodule
```