
Date: April 11, 2024 Project: atv00



```
library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;
 1
 2
4
5
6
7
8
9
10
        entity DataRegister is
    Port(
                      CLK: in std_logic;
D: in std_logic_vector(7 downto 0);
Q: out std_logic_vector(7 downto 0)
        );
end entity;
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
        architecture behavior of DataRegister is
        begin
               Process(CLK)
               begiņ
                      if(CLK'event and CLK='1') then
                      Q <= D;
end if;
               end Process;
        end architecture;
```

