

Date: June 13, 2024 Project: atv03



- 0 × File Edit View Simulation Help Search altera.com Master Time Bar: 0 ps Pointer: 75.31 ns Interval: 75.31 ns Ops 40.0 ns 80.0 ns 120,0 ns 160,0 ns 200,0 ns 240,0 ns 280,0 ns 320,0 ns 360,0 ns 400,0 ns 440,0 ns 480,0 ns 520,0 ns 560,0 ns 600,0 ns 640,0 ns 680,0 ns 720,0 ns 760,0 ns 800,0 ns 840,0 ns 880,0 ns 920,0 ns 960,0 ns 1.0 us *0 ps Name Value at 0 ps 0010 > A B 0000 0000 0001 0011 **≥** > B B 0000 0000 0010 0100 0110 **⇒** > Q 0100 0110 B 0100 0111 🌥 > R B 0000 0000 0100 1000 in Strobe ВО ⇒ > ssdAD B 1000000 ZZZZZZZ ⇒ > ssdAU B 1000000 1000000 1111001 ZZZZZZZ ⇒ > ssdBD B 1000000 1000000 👺 > ssdBU B 1000000 1000000 0100100 0011001 ZZZZZZZ ⇒ > ssdQD B 1000000 1000000 ZZZZZZZ 🛎 > ssdQU B 0011001 0011001 0010010 0000010 ZZZZZZZ ⇒ > ssdRD B 1000000 1000000 ZZZZZZZ ⇒ > ssdRU B 1000000 1000000 0011001 0000000

Date: June 13, 2024 Project: atv03



```
module DecoderSsd_4bits_Dec (input [3:0]In, output [6:0]OutDezena,OutUnidade);
  3
                  reg [6:0] seven_seg [0:9];
  4
5
6
7
8
9
                  initial begin
                       itial begin
  seven_seg[0] = 7'b1000000;
  seven_seg[1] = 7'b1111001;
  seven_seg[2] = 7'b0100100;
  seven_seg[3] = 7'b0110000;
  seven_seg[4] = 7'b0011001;
  seven_seg[5] = 7'b0010010;
  seven_seg[6] = 7'b0000010;
  seven_seg[7] = 7'b1111000;
  seven_seg[8] = 7'b0000000;
  seven_seg[9] = 7'b0011000;

10
11
12
13
14
15
16
17
                  end
                  reg[3:0] Dezena;
reg[3:0] Unidade;
18
19
20
21
22
23
24
25
26
27
28
29
30
                  always @(In)
                  begin
                         Dezena = In / 10;
Unidade = In % 10;
                  end
                     assign OutDezena = seven_seg[Dezena];
                     assign OutUnidade = seven_seg[Unidade];
31
33
           endmodule
```

Page 1 of 1 Revision: atv03

```
module Saida(input [3:0]Q,R,A,B, input Strobe, output [6:0]ssdQD,ssdQU,ssdRD,ssdRU,ssdAD,
  1
            ssdAU,ssdBD,ssdBU);
  2
  3
                    wire [6:0]ssdQDs,ssdQUs,ssdRDs,ssdRUs,ssdADs,ssdAUs,ssdBDs,ssdBUs;
  4
5
6
7
8
9
10
                    DecoderSsd_4bits_Dec ssdA(A,ssdADs,ssdAUs);
                   DecoderSsd_4bits_Dec ssdB(B,ssdBDs,ssdBUs);
DecoderSsd_4bits_Dec ssdQ(Q,ssdQDs,ssdQUs);
DecoderSsd_4bits_Dec ssdR(R,ssdRDs,ssdRUs);
                   assign ssdQD = (Strobe == 1'b0) ? ssdQDs : 7'bZZZZZZZ;
assign ssdQU = (Strobe == 1'b0) ? ssdQUs : 7'bZZZZZZZ;
assign ssdRD = (Strobe == 1'b0) ? ssdRDs : 7'bZZZZZZZ;
assign ssdRU = (Strobe == 1'b0) ? ssdRUs : 7'bZZZZZZZ;
assign ssdAD = (Strobe == 1'b0) ? ssdADs : 7'bZZZZZZZ;
assign ssdAU = (Strobe == 1'b0) ? ssdAUs : 7'bZZZZZZZ;
assign ssdBD = (Strobe == 1'b0) ? ssdBDs : 7'bZZZZZZZ;
assign ssdBU = (Strobe == 1'b0) ? ssdBUs : 7'bZZZZZZZ;
11
12
13
14
15
17
18
19
```

20

endmodule

Page 1 of 1 Revision: atv03