

```

1  LIBRARY ieee;
2  USE ieee.std_logic_1164.all;
3
4  entity StateMachine_ControlUnit is
5      port
6      (
7          clock,reset: in std_logic;
8          dv: in std_logic;
9
10         RegSelA, RegWrA, RegWrB: out std_logic;
11         RegALUop: out std_logic_vector(1 downto 0);
12         RegPrState,RegNxState: out std_logic_vector(1 downto 0)
13     );
14 end entity;
15
16 architecture behavior of StateMachine_ControlUnit is
17
18     type states is (idle, load, store);
19     signal PresentState, NextState: states;
20
21
22     signal selA, wrA, wrB: std_logic;
23     signal ALUop: std_logic_vector(1 downto 0);
24     signal PrState,NxState: std_logic_vector(1 downto 0);
25
26 begin
27
28     process(clock,reset)
29     begin
30
31         if reset = '0' then
32             PresentState <= idle;
33         elsif rising_edge(clock) then
34             PresentState <= NextState;
35         end if;
36
37     end process;
38
39     process(PresentState,dv)
40     begin
41         case PresentState is
42             when idle =>
43                 selA <= '0';
44                 wrA <= '0';
45                 wrB <= '0';
46                 ALUop <= "01";
47                 PrState <= "01";
48
49                 if dv = '1' then
50                     NextState <= load;
51                     NxState <= "10";
52                 else
53                     NextState <= idle;
54                     NxState <= "01";
55                 end if;
56
57
58             when load =>
59                 selA <= '1';
60                 wrA <= '1';
61                 wrB <= '1';
62                 ALUop <= "01";
63                 PrState <= "10";
64
65                 NextState <= store;
66                 NxState <= "11";
67
68             when store =>
69                 selA <= '0';
70                 wrA <= '1';
71                 wrB <= '0';
72                 ALUop <= "11";
73                 PrState <= "11";
74
75                 NextState <= idle;
76                 NxState <= "01";
77         end case;
78     end process;
79
80     process(clock, reset)
81     begin

```

```
82         if reset = '0' then
83             RegSelA <= '0';
84             RegWrA <= '0';
85             RegWrB <= '0';
86             RegALUop <= "01";
87         elsif rising_edge(clock) then
88             RegSelA <= selA;
89             RegWrA <= wrA;
90             RegWrB <= wrB;
91             RegALUop <= ALUop;
92
93             RegPrState <= PrState;
94             RegNxState <= NxState;
95
96         end if;
97     end process;
98 end architecture;
```