

```
1  library IEEE;
2  use IEEE.STD_LOGIC_1164.ALL;
3  use IEEE.numeric_std.ALL;
4
5  entity ClockDivider is
6      port ( clk: in std_logic;
7            clock_out: out std_logic);
8  end entity;
9
10 architecture behavior of ClockDivider is
11
12     signal count: integer:=1;
13     signal tmp : std_logic := '0';
14
15     signal oscillator: integer := 50000000;
16     signal newfrequency: integer := 1;
17
18 begin
19
20     process(clk)
21
22         variable halfPeriod: integer := (oscillator)/(newfrequency*2);
23
24     begin
25
26
27         if(clk'event and clk='1') then
28             count <= count+1;
29             if (count > halfPeriod) then -- usar 2500000 na FPGA
30                 tmp <= NOT tmp;
31                 count <= 1;
32             end if;
33         end if;
34         clock_out <= tmp;
35     end process;
36
37 end architecture;
```

