计算机体系结构实验 1: 32-bit ALU 设计

15307110200 廖文

一、实验要求

- 1. 仔细阅读教材 5.2.4 节(P153)内容
- 2. 根据下面的图表设计 32 位 ALU,编写 Verilog HDL 代码

result = A + B



3. 补全下页表格, 编写测试代码测试 ALU

ALUcont	功能		
000	A AND B		
001	A OR B		
010	A + B		
011	not used		
100	A AND B		
101	A OR \overline{B}		
110	A - B		
111	SLT		
•	^		

Set if Less Than. 小于则置1

二、实验过程

1. 功能分析

输入: A, B 为 32bit 二进制树, ALUcont 为控制位

输入: 32 位二进制整数, 零符号位

运算: 算术运算(+、-), 位运算(AND, OR, AND', OR'), SLT

2. ALU 实现

```
module cpu 32bit(A,B,ALUcont, result, zero);
   input wire[31:0] A, B;
   input wire[2:0] ALUcont;
   output wire[31:0] result;
   output wire zero;
   wire[31:0] minus;
   assign minus = A-B;
   assign result = (ALUcont === 3'b000) ? A&B :
       (ALUcont === 3'b001) ? A|B:
          (ALUcont === 3'b010) ? A+B :
             (ALUcont === 3'b100) ? A&~B:
                 (ALUcont === 3'b101) ? A|~B:
                    (ALUcont === 3'b110) ? minus :
                        (ALUcont === 3'b111) ? {31'b0, minus[31] } :
32'b0;
  assign zero = ~|result;
endmodule
```


3. ALU 测试

```
`define DELAY 20
module cpu 32bit test();
   reg[31:0] A,B;
   reg[3:0] ALUcont;
   wire[31:0] result;
   wire zero;
   cpu 32bit f(A , B, ALUcont, result, zero);
   initial begin
   A = 32'h0; B = 32'h0; ALUcont = 3'd2;
   A = 32'h0; B = 32'hFFFFFFFF; ALUcont = 3'd2;
   # `DELAY;
   A = 32'h1; B = 32'hFFFFFFFF; ALUcont = 3'd2;
   # `DELAY;
   A = 32'hFFFFFFFF; B = 32'h1; ALUcont = 3'd2;
   # `DELAY;
   A = 32'h0; B = 32'h0; ALUcont = 3'd6;
   # `DELAY;
   A = 32'h0; B = 32'hFFFFFFFF; ALUcont = 3'd6;
   #`DELAY;
   A = 32'h1; B = 32'h0; ALUcont = 3'd6;
   # `DELAY;
   A = 32'h100; B = 32'h0; ALUcont = 3'd6;
   # `DELAY;
   A = 32'h0; B = 32'h0; ALUcont = 3'd7;
   A = 32'h0; B = 32'h1; ALUcont = 3'd7;
   #`DELAY;
   A = 32'h0; B = 32'hffffffff; ALUcont = 3'd7;
   # `DELAY;
   A = 32'h1; B = 32'h0; ALUcont = 3'd7;
   # `DELAY;
   A = 32'hFFFFFFFF; B = 32'h0; ALUcont = 3'd7;
   # `DELAY;
   A = 32'hffffffff; B = 32'hffffffff; ALUcont = 3'd0;
   # `DELAY;
   A = 32'hFFFFFFFF; B = 32'h12345678; ALUcont = 3'd0;
   # `DELAY;
   A = 32'h12345678; B = 32'h87654321; ALUcont = 3'd0;
   # `DELAY;
```

```
A = 32'h0; B = 32'hffffffff; ALUcont = 3'd0;
   # `DELAY;
   A = 32'hffffffff; B = 32'hffffffff; ALUcont = 3'd1;
   A = 32'h12345678; B = 32'h87654321; ALUcont = 3'd1;
   # `DELAY;
   A = 32'h0; B = 32'hFFFFFFFF; ALUcont = 3'd1;
   # `DELAY;
   A = 32'h0; B = 32'h0; ALUcont = 3'd1;
   # `DELAY;
   end
   initial
   begin
   $monitor("time = %2d, A = %32b, B= %32b, ALUcont= %3b, result= %32b ,
zero=%3b", $time, A, B, ALUcont, result, zero);
   end
endmodule
```

模拟的结果如下。





Test	ALUcont	А	В	result	zero
ADD 0+0	2	00000000	00000000	00000000	1
ADD 0+(-1)	2	00000000	FFFFFFF	FFFFFFF	0
ADD 1+(-1)	2	00000001	FFFFFFF	00000000	1
ADD FF+1	2	000000FF	0000001	00000100	0
SUB 0-0	6	00000000	00000000	00000000	1
SUB 0-(-1)	6	00000000	FFFFFFF	00000001	0
SUB 1-1	6	00000001	0000001	00000000	1
SUB 100-1	6	00000100	0000001	000000FF	0
SLT 0,0	7	00000000	00000000	00000000	1
SLT 0,1	7	00000000	0000001	00000001	0
SLT 0,-1	7	00000000	FFFFFFF	00000000	1
SLT 1,0	7	00000001	00000000	00000000	1
SLT -1,0	7	FFFFFFF	00000000	0000001	0
AND FFFFFFF, FFFFFFF	0	FFFFFFF	FFFFFFF	FFFFFFF	0
AND FFFFFFFF, 12345678	0	FFFFFFF	12345678	12345678	0
AND 12345678, 87654321	0	12345678	87654321	02244220	0
AND 00000000, FFFFFFF	0	00000000	FFFFFFF	00000000	1
OR FFFFFFF, FFFFFFF	1	FFFFFFF	FFFFFFF	FFFFFFF	0
OR 12345678, 87654321	1	12345678	87654321	97755779	0
OR 00000000, FFFFFFF	1	00000000	FFFFFFF	FFFFFFF	0
OR 00000000, 00000000	1	00000000	00000000	00000000	1