Computer Architectures Session 3


Pipelined RISC-V processor with control-hazard handling

&


Advanced acceleration


TAs:

Jun Yin (jun.yin@kuleuven.be)
Yuanyang Guo (yuanyang.guo@imec.be)
Xiaoling Yi (xiaoling.yi@kuleuven.be)
Yunzhu Chen (yunzhu.chen@imec.be)




Last session recap





Prerequisite for this session!

Today's session: Advanced acceleration



Obj-1: mult4

Testing example: (B = 4, C = 5, K = 6)

 Matrix-matrix multiplication (MULT4)

> Input matrices stored in mult4 dmem content.txt


Methods

- i. Add more RTL modules
- ii. Modify the mult4 imem program

the data memory

iii.or both ...

- Pass the simulation
- Synthesize



We check on this part!

MULT4: our baseline solution

C code:

<u>Testing example:</u> (B = 4, C = 5, K = 6)

$$\begin{pmatrix} 1 & 2 & 3 & 4 & 5 \\ 6 & 7 & 8 & 9 & 10 \\ 11 & 12 & 13 & 14 & 15 \\ 16 & 17 & 18 & 19 & 20 \end{pmatrix}, \begin{pmatrix} 21 & 26 & 31 & 36 & 41 & 46 \\ 22 & 27 & 32 & 37 & 42 & 47 \\ 23 & 28 & 33 & 38 & 43 & 48 \\ 24 & 29 & 34 & 39 & 44 & 49 \\ 25 & 30 & 35 & 40 & 45 & 50 \end{pmatrix} = \begin{pmatrix} 355 & 430 & 505 & 580 & 655 & 730 \\ 930 & 1130 & 1330 & 1530 & 1730 & 1930 \\ 1505 & 1830 & 2155 & 2480 & 2805 & 3130 \\ 2080 & 2530 & 2980 & 3430 & 3880 & 4330 \end{pmatrix}$$

I[B][C]

W[C][K]

O[B][K]

Required modifications to the processor


- Full data forwarding logic
- Hazard detection unit (control/data hazard)

RISC-V assembly code

```
addi x25, x0, 0
                                # input's address starting point in dmem
addi x26, x0, 160
                                # weight's address starting point in
addi x27, x0, 600
                                # output's address starting point in
addi x11, x0, 5
                                # total C loop size
addi x12, x0, 6
                                # total K loop size
addi x13, x0, 4
                                # total B loop size
addi x21, x0, 0
                                # C loop index starts with 0
addi x22, x0, 0
                                # K loop index starts with 0
addi x23, x0, 0
                                # B loop index starts with 0
addi x7, x0, 0
                                # accumulation result initialization
B CHECK: beg x23, x13, B END
K CHECK: beg x22, x12, K END
C CHECK: beq x21, x11, C END
ld x4, 0(x25)
                                # load 1 input data
1d x5, 0(x26)
                                # load 1 weight data
mul x6, x4, x5
                                # multiply the input with the weight
add x7, x7, x6
                                # accumulate the result
addi x21, x21, 1
                                # C loop index +1
addi x25, x25, 8
                                # input's 64-bit word address +1
addi x26, x26, 8
                                # weight's 64-bit word address +1
jal C CHECK
C END: addi x21, x0, 0
                                # C loop index restarts with 0
x7, 0(x27)
                                # store the output data
addi x7, x0, 0
                                # accumulation result reset to 0
addi x22, x22, 1
                                # K loop index +1
addi x25, x25, -40
                                # input's 64-bit word address -5
addi x27, x27, 8
                                # output's 64-bit word address +1
ial K CHECK
K_END: addi x22, x0, 0
                                # K loop index restarts with 0
addi x23, x23, 1
                                # B loop index +1
addi x25, x25, 40
                                # input's 64-bit word address +5
addi x26, x26, -240
                                # input's 64-bit word address -30
jal B CHECK
B END:
```

I. Full data forwarding logic (Book §4.7)


MULT4:



```
addi x25, x0, 0
                                # input's address starting point in dmem
addi x26, x0, 160
                                # weight's address starting point in
addi x27, x0, 600
                                # output's address starting point in
                                # total C loop size
addi x11, x0, 5
addi x12, x0, 6
                                # total K loop size
addi x13, x0, 4
                                # total B loop size
addi x21, x0, 0
                                # C loop index starts with 0
addi x22, x0, 0
                                # K loop index starts with 0
addi x23, x0, 0
                                # B loop index starts with 0
addi x7, x0, 0
                                # accumulation result initialization
B CHECK: beg x23, x13, B END
K CHECK: beg x22, x12, K END
C CHECK: beg x21, x11, C END
1d \times 4, 0(\times 25)
                                # load 1 input data
                                # load 1 weight data
1d x5, 0(x26)
mul x6, x4, x5
                                # multiply the input with the weight
add x7, x7, x6
                                # accumulate the result
                                # C loop index +1
addi x21, x21, 1
addi x25, x25, 8
                                # input's 64-bit word address +1
addi x26, x26, 8
                                # weight's 64-bit word address +1
jal C CHECK
                                # C loop index restarts with 0
C END: addi x21, x0, 0
x7, 0(x27)
                                # store the output data
addi x7, x0, 0
                                # accumulation result reset to 0
addi x22, x22, 1
                                # K loop index +1
addi x25, x25, -40
                                # input's 64-bit word address -5
addi x27, x27, 8
                                # output's 64-bit word address +1
ial K CHECK
K END: addi x22, x0, 0
                                # K loop index restarts with 0
addi x23, x23, 1
                                # B loop index +1
addi x25, x25, 40
                                # input's 64-bit word address +5
addi x26, x26, -240
                                # input's 64-bit word address -30
ial B CHECK
B END:
```


I. Full data forwarding logic (Book §4.7)

MULT4:




I. Full data forwarding logic (Book §4.7)


MULT4:




II. Data hazard resolution with stalling




II. Data hazard resolution with stalling



II. Data hazard resolution with stalling





```
addi x25, x0, 0
                                 # input's address starting point in dmem
addi x26, x0, 160
                                 # weight's address starting point in
addi x27, x0, 600
                                 # output's address starting point in
                                 # total C loop size
addi x11, x0, 5
addi x12, x0, 6
                                 # total K loop size
addi x13, x0, 4
                                 # total B loop size
addi x21, x0, 0
                                 # C loop index starts with 0
addi x22, x0, 0
                                 # K loop index starts with 0
addi x23, x0, 0
                                 # B loop index starts with 0
addi x7, x0, 0
                                 # accumulation result initialization
B CHECK: beg x23, x13, B END
K CHECK: beg x22, x12, K END
C CHECK: beg x21, x11, C END
1d \times 4, 0(\times 25)
                                      ad 1 input data
1d \times 5, 0(\times 26)
                                      d 1 weight data
mul x6, x4, x5
                                      tiply the input with the weight
add x7, x7, x6
                                       umulate the result
addi x21, x21, 1
                                       oop index +1
addi x25, x25, 8
                                      out's 64-bit word address +1
                                      ight's 64-bit word address +1
addi x26, x26, 8
jal C CHECK
                                      loop index restarts with 0
C END: addi x21, x0, 0
x7, 0(x27)
                                      ore the output data
addi x7, x0, 0
                                      cumulation result reset to 0
addi x22, x22, 1
                                      oon index +1
                                      put's 64-bit word address -5
addi x25, x25, -40
addi x27, x27.
                                   output's 64-bit word address +1
ial K CHECK
K END: addi x22, x0, 0
                                     loop index restarts with 0
addi x23, x23, 1
                                     loop index +1
                                     nput's 64-bit word address +5
addi x25, x25, 40
addi x26, x26, -240
                                     put's 64-bit word address -30
ial B CHECK
B END:
```

We missed our Branch Unit!


Not used in MULT2 & MULT3


• But will be useful here for

- BR instruction
- JAL instuction

Which pipeline should we put it?


- What is its input?
- How is the data computed?
- Who is using its output?






Patterson Book, FIGURE 4.49

Recall §4.6:



Control Hazard - Our baseline



To save this overhead:

- Make branch/jump decision ASAP (at the ID stage, §4.8.2).
- This is our baseline architecture for MULT4 (in terms of saving the total cycle amount).
 - We still use the branch-not-taken prediction (in our baseline).
 - a. ID judges the branch/jump.
 - IF basically fetches imem[PC+4].
 - c. If branch-taken/jump, next PC is overwritten and the false IF instruction is flushed before next clock edge comes.

Feel free to use different prediction scheme if you find it valuable(§4.8.3).

Patterson Book. FIGURE 4.62

IV. PLAN B – hazards can be solved with nop insertion

Recall **MULT2**, the software solution.

[Fail-Safe] If the deadline is right ahead, at least make your processor functional on MULT4! Understand the program, locate the hazard, understand your design, upgrade the imem...


```
addi x25, x0, 0
                              # input's address starting point in dmem
addi x26, x0, 160
                              # weight's address starting point in dmem
addi x27, x0, 600
                              # output's address starting point in dmem
addi x11, x0, 5
                              # total C loop size
addi x12, x0, 6
                              # total K loop size
addi x13, x0, 4
                              # total B loop size
addi x21, x0, 0
                              # C loop index starts with 0
addi x22, x0, 0
                              # K loop index starts with 0
addi x23, x0, 0
                              # B loop index starts with 0
addi x7, x0, 0
                              # accumulation result initialization
B CHECK: beg x23, x13, B END
                                  Don't just copy and paste this one!
                                  Understand your architecture and
K CHECK: beg x22, x12, K END
                                  insert the necessary nops.
                                  Hazard control and nop insertion
                                  are related
C CHECK: beg x21, x11, C END
                                  The better hazard control logic
```

- The better performance you will


```
1d \times 4, 0(\times 25)
                                # load 1 input data
ld x5, 0(x26)
                                # load 1 weight data
mul x6, x4, x5
                                # multiply the input with the weight
add x7, x7, x6
                                # accumulate the result
                                # C loop index +1
addi x21, x21, 1
addi x25, x25, 8
                                # input's 64-bit word address +1
addi x26, x26, 8
                                # weight's 64-bit word address +1
ial C CHECK
C END: addi x21, x0, 0
                                # C loop index restarts with 0
                                # store the output data
sd x7, 0(x27)
addi x7, x0, 0
                                # accumulation result reset to 0
addi x22, x22, 1
                                # K loop index +1
addi x25, x25, -40
                                # input's 64-bit word address -5
addi x27, x27, 8
                                # output's 64-bit word address +1
jal K_CHECK
K END: addi x22, x0, 0
                                # K loop index restarts with 0
addi x23, x23, 1
                                # B loop index +1
addi x25, x25, 40
                                # input's 64-bit word address +5
addi x26, x26, -240
                                # input's 64-bit word address -30
ial B CHECK
```

IV. PLAN B – hazards can be solved with nop insertion

- Whenever you change the program, DO NOT FORGET to regenerate the machine code (imem_content)!
- Make use of the online tool we mentioned in session-1 (<u>link-online-converter</u>, <u>link-github</u>).
 - 1. Paste your assembly code in Editor.



- 3. Upgrade the imem_content (remove "0x"!).
- 4. Never forget to add the finishing lines. •



2. Go to Simulator and click the Green button.



Today's session: task summary

With session_guide.pdf

- Study the RUN CYCLE-ACCURATE SIMULATION and RUN BACKEND FLOW
- Follow the TASKS TO BE DONE and fill in the report.docx

Copy-paste your finished /RTL/*.v into the SOLUTION folders.

• Obj-1

→ RTL_SOLUTION5_pipeline_hazard_advanced_MULT4

• Note:

- 1. We use universal test patterns for fair grading.
- Do not modify cpu_tb.v & sky130_sram_2rw.v
- 3. Do not modify mult4_dmem_content.txt
- 4. This time you can modify mult4_imem_content.txt

<u>Grading</u>

Be creative

- Useful resources to make it go faster!
 - Patterson Book. End of section 4.8 on branch prediction tricks.
 - Patterson Book. From Section 4.10 on advanced acceleration tricks.
 - RISC-V specification. Chapter 17 on the "V" Standard Extension for Vector Operations

ITEM	Points
F (' ' '	0.5
Functional pipelined MULT2	0.5
Functional pipelined MULT3	0.5
Functional MULT4	0.4
Functional MULT4 #cycles ≤ baseline impl. (1636 cc)	0.8
Advanced MULT4 #cycles ≤ advanced impl. (828 cc)	0.8
Report	1.0
Total	4.0

Project handover

Deadline: May 2nd