


Dual-VersaCore SwiGLU Accelerator

RTL-faithful microarchitecture · Mode 0: SiLU(xW₁) ⊙ (xV) · Mode 1: dual GEMM bypass

● solid green = Mode 0 active datapath

A · Accelerator datapath



B · Circuit-level expansion of the “small boxes”

One representative lane is drawn; the datapath is replicated NUM_LANES times.

