

Dual-VersaCore SwiGLU Accelerator · RTL Microarchitecture

Hierarchical architecture with circuit schematics embedded in Rescale, SiLU, elastic-buffer and element-wise units

● solid: Mode 0 SwiGLU datapath

FFN / SwiGLU accelerator shell

