

# Computer Organization and Design

## Arithmetic for Computers


Jiang Zhong  
zhongjiang@cqu.edu.cn

# Review: MIPS (RISC) Design Principles


- **Simplicity favors regularity**
  - fixed size instructions
  - small number of instruction formats
  - opcode always the first 6 bits
- **Smaller is faster**
  - limited instruction set
  - limited number of registers in register file
  - limited number of addressing modes
- **Make the common case fast**
  - arithmetic operands from the register file (load-store machine)
  - allow instructions to contain immediate operands
- **Good design demands good compromises**
  - three instruction formats

# Review: MIPS Addressing Modes


## 1. Register addressing




## 2. Base (displacement) addressing




## 3. Immediate addressing



## 4. PC-relative addressing



## 5. Pseudo-direct addressing



# Review: Number Representations

## □ 32-bit signed numbers (2's complement):

0000	0000	0000	0000	0000	0000	0000	0000	0	$_{two} = 0_{ten}$	
0000	0000	0000	0000	0000	0000	0000	0000	1	$_{two} = + 1_{ten}$	<i>maxint</i>
...										
0111	1111	1111	1111	1111	1111	1111	1111	0	$_{two} = + 2,147,483,646_{ten}$	
0111	1111	1111	1111	1111	1111	1111	1111	1	$_{two} = + 2,147,483,647_{ten}$	
1000	0000	0000	0000	0000	0000	0000	0000	0	$_{two} = - 2,147,483,648_{ten}$	
1000	0000	0000	0000	0000	0000	0000	0000	1	$_{two} = - 2,147,483,647_{ten}$	
...										
1111	1111	1111	1111	1111	1111	1111	1111	0	$_{two} = - 2_{ten}$	
1111	1111	1111	1111	1111	1111	1111	1111	1	$_{two} = - 1_{ten}$	<i>minint</i>

MSB (circled in red)      LSB (circled in red)

## □ Converting <32-bit values into 32-bit values

- 1 copy the most significant bit (the sign bit) into the “empty” bits

0010    -> 0000 0010

1010    -> 1111 1010

- 1 **sign extend** versus zero extend (lb vs. lbu)

请分析为什么**任意逻辑函数**都可以使用与、或、非门电路来构成？


假设门电路的扇入/扇出没有限制的话，任意逻辑函数函数均可以由**几级**的逻辑电路来实现？

正常使用主观题需2.0以上版本雨课堂

作答


# Constructing an ALU

- Step by step: build a single bit ALU and expand it to the desired width
- First function: logic AND and OR



# A half adder

- $\text{Sum} = \bar{a} b + a \bar{b}$
- $\text{Carry} = a b$



# A full adder


- Accepts a carry in
- $\text{Sum} = A \text{ xor } B \text{ xor } \text{CarryIn}$
- $\text{CarryOut} = B \text{ CarryIn} + A \text{ CarryIn} + A B$

Inputs			Outputs		Comments (two)
A	B	CarryIn	CarryOut	Sum	
0	0	0	0	0	0+0+0=00
0	0	1	0	1	0+0+1=01
0	1	0	0	1	0+1+0=01
0	1	1	1	0	0+1+1=10
1	0	0	0	1	1+0+0=01
1	0	1	1	0	1+0+1=10
1	1	0	1	0	1+1+0=10
1	1	1	1	1	1+1+1=11




# Full adder

- Full adder in 2-level design




# 1 bit ALU

- ALU
  - AND
  - OR
  - ADD
- Cascade Element



# Basic 32 bit ALU

- Inputs parallel
- Carry is cascaded
- Ripple carry adder
- Slow, but simple
- 1st Carry In = 0




# Extended 1 bit ALU

## ■ Subtraction

$a - b$

- Inverting b
- 1st CarryIn= 1



# Extended 1 bit ALU

## ■ Functions


- AND
- OR
- Add
- Subtract

## ■ Missing: comparison

- Slt rd,rs,rt
- If  $rs < rt$ ,  $rd=1$ , else  $rd=0$
- All bits = 0 except the least significant
- Subtraction ( $rs - rt$ ), if the result is negative  $\rightarrow rs < rt$
- Use of sign bit as indicator


# Extended 1 bit ALU

- ALU bit with input for Less data



# Most significant bit

- Set for comparison
- Overflow detect



# Complete ALU

## ■ Input


- A
- B

## ■ Control lines

- Binvert
- Operation
- Carryin

## ■ Output


- Result
- Overflow





# Complete ALU


- Add a Zero detector



# ALU symbol & control

- Function table

ALU Control Lines	Function
000	And
001	Or
010	Add
110	Sub
111	Set on less than




- Symbol of the ALU

# Arithmetic for Computers

- Operations on integers
  - Addition and subtraction
  - Multiplication and division
- What about fractions and real numbers?
  - Representation and operations
- How are overflow scenarios handled?
  - e.g. An operation creates a number bigger than can be represented
- How does hardware really multiply and divide numbers?

# Integer Addition

## ■ Example: $7 + 6$



## ■ Overflow if result out of range

- Adding +ve and -ve operands, no overflow
- Adding two +ve operands
  - Overflow if result sign bit is 1
- Adding two -ve operands
  - Overflow if result sign bit is 0

# Integer Subtraction

- Add negation of second operand

- Example:  $7 - 6 = 7 + (-6)$

+7:	0000 0000 ... 0000 0111
-6:	1111 1111 ... 1111 1010
<hr/>	
+1:	0000 0000 ... 0000 0001

- **Overflow if result out of range**

- Subtracting two +ve or two -ve operands, no overflow
- Subtracting +ve from -ve operand
  - Overflow if result sign bit is 0
- Subtracting -ve from +ve operand
  - Overflow if result sign bit is 1

请在二进制下，计算 $-10+4$

正常使用主观题需2.0以上版本雨课堂


作答

# Dealing with Overflow

- Some languages (e.g., C) ignore overflow
  - C compilers use MIPS **addu**, **addui**, **subu** instructions
- Other languages (e.g., Ada, Fortran) require raising an exception
  - Use MIPS **add**, **addi**, **sub** instructions
  - On overflow, invoke exception handler
    - Save PC in exception program counter (EPC) register
    - Jump to predefined handler address
    - **mfc0** (move from coprocessor reg) instruction can retrieve EPC value, to return after corrective action

# Speed considerations

- Delay of one adder
  - 2 time units
- Total delay for stages:  
2n unit delays
- Not appropriate for high speed application





# Fast adders

- All functions can be represented in 2-level logic.
- But:
  - The number of inputs of the gates would drastically rise
- Target:  
Optimum between speed and size

# Fast adders

- **Carry look-ahead adder**
  - Calculating the carries before the sum is ready
- Carry skip adder
  - Accelerating the carry calculation by skipping some blocks
- Carry select adder
  - Calculate two results and use the correct one
- ...

# Carry look ahead adder (CLA)

- Separation of
  - add operation
  - carry calculation
- Factorisation
  - $C_{i+1} = (b_i * c_i) + (a_i * c_i) + (a_i * b_i)$   
 $= (a_i * b_i) + (a_i + b_i) * c_i$
  - Generate  $g_i = a_i * b_i$
  - Propagate  $p_i = a_i + b_i$

# Carry look ahead adder

- $C_{i+1} = g_i + p_i * c_i$
- Carry generate:  $g_i = a_i * b_i$ 
  - If a and b are '1' ->  
we always have a carryout independent of  $c_i$
- Carry propagate:  $p_i = a_i + b_i$ 
  - If only one of a and b is '1' ->  
the carry out depends on the carry in
  - $p_i$  propagates the carry

# Four bit carry look ahead adder

- $c_1 = g_0 + (p_0 * c_0)$
- $c_2 = g_1 + p_1 * c_1 = g_1 + (p_1 * g_0) + (p_1 * p_0 * c_0)$
- $c_3 = g_2 + p_2 * c_2 = g_2 + (p_2 * g_1) + (p_2 * p_1 * g_0) + (p_2 * p_1 * p_0 * c_0)$
- $c_4 = g_3 + p_3 * c_3 = g_3 + (p_3 * g_2) + (p_3 * p_2 * g_1) + (p_3 * p_2 * p_1 * g_0) + (p_3 * p_2 * p_1 * p_0 * c_0)$

## COMMENT:

This kind of adder will be faster than the ripple carry adder, and smaller than the adder with the tow-level logic.

## PROBLEM:

If the number of the adder bits is very large, this kind of adder will be too large. So we must seek more efficient ways.

# Four bit carry look ahead adder

Let's consider a 16-bit adder.

Divide 16 bits into 4 groups. Each group has 4 bits.

As we know:

$$c_4 = g_3 + p_3 * g_2 + p_3 * p_2 * g_1 + p_3 * p_2 * p_1 * g_0 + p_3 * p_2 * p_1 * p_0 * c_0$$

So, we can get the following:

$$c_8 = g_7 + p_7 * g_6 + p_7 * p_6 * g_5 + p_7 * p_6 * p_5 * g_4 + p_7 * p_6 * p_5 * p_4 * c_4$$

$$c_{12} = g_{11} + p_{11} * g_{10} + p_{11} * p_{10} * g_9 + p_{11} * p_{10} * p_9 * g_8 + p_{11} * p_{10} * p_9 * p_8 * c_8$$

$$c_{16} = g_{15} + p_{15} * g_{14} + p_{15} * p_{14} * g_{13} + p_{15} * p_{14} * p_{13} * g_{12} + p_{15} * p_{14} * p_{13} * p_{12} * c_{12}$$

Assume:

$$G_0 = g_3 + p_3 * g_2 + p_3 * p_2 * g_1 + p_3 * p_2 * p_1 * g_0$$

$$G_1 = g_7 + p_7 * g_6 + p_7 * p_6 * g_5 + p_7 * p_6 * p_5 * g_4$$

$$G_2 = g_{11} + p_{11} * g_{10} + p_{11} * p_{10} * g_9 + p_{11} * p_{10} * p_9 * g_8$$

$$G_3 = g_{15} + p_{15} * g_{14} + p_{15} * p_{14} * g_{13} + p_{15} * p_{14} * p_{13} * g_{12}$$

$$P_0 = p_3 * p_2 * p_1 * p_0$$

$$P_1 = p_7 * p_6 * p_5 * p_4$$

$$P_2 = p_{11} * p_{10} * p_9 * p_8$$

$$P_3 = p_{15} * p_{14} * p_{13} * p_{12}$$

# Four bit carry look ahead adder

Then we get:

$$c_4 = G_0 + P_0 * c_0 ; \quad c_8 = G_1 + P_1 * c_4$$

$$c_{12} = G_2 + P_2 * c_8 ; \quad c_{16} = G_3 + P_3 * c_{12}$$

Assume:  $C_1 = c_4, C_2 = c_8, C_3 = c_{12}, C_4 = c_{16}$

Then:

$$C_1 = G_0 + P_0 * c_0 ; \quad C_2 = G_1 + P_1 * C_1$$

$$C_3 = G_2 + P_2 * C_2 ; \quad C_4 = G_3 + P_3 * C_3$$

And, we can further get:

$$C_1 = G_0 + P_0 * c_0 ;$$

$$C_2 = G_1 + P_1 * C_1 = G_1 + P_1 * G_0 + P_1 * P_0 * c_0$$


$$C_3 = G_2 + P_2 * C_2 = G_2 + P_2 * G_1 + P_2 * P_1 * G_0 + P_2 * P_1 * P_0 * c_0$$

$$C_4 = G_3 + P_3 * C_3 = G_3 + P_3 * G_2 + P_3 * P_2 * G_1 + P_3 * P_2 * P_1 * G_0 + P_3 * P_2 * P_1 * P_0 * c_0$$

# Hybrid CLA + Ripple carry


## Realisation:

- Ripple carry adders and
- Carry look ahead logic







**Four 4-bit ALUs  
using carry  
lookahead to form  
a 16-bit adder.**




Suppose Time (AND) = 0.5 T , Time (Or) = 1.0 T



# Complete ALU

- $A - B = A + (-B)$ 
  - form two complement by invert and add one



Set-less-than? – left as an exercise