
Pipelined MIPS Processor

- Temporal parallelism
- Divide single-cycle processor into 5 stages:
 - Fetch
 - Decode
 - Execute
 - Memory
 - Writeback
- Add pipeline registers between stages




Single-Cycle vs. Pipelined

Single-Cycle




Pipelined





Pipelined Processor Abstraction







Pipelined & RTL




图 4-2 状态机的简单模型




图 4-3 流水线的简单模型blog. csdn. net/leishangwen


RTL: Register Transfer Level

The signal translate between registers, and every stage occurs their change for combined logic




Single-Cycle & Pipelined Datapath








Corrected Pipelined Datapath



WriteRegW must arrive at same time as ResultW



Pipelined Processor Control



- Same control unit as single-cycle processor
- Control delayed to proper pipeline stage




Pipeline Hazards

- When an instruction depends on result from instruction that hasn't completed
- Types:
 - Structural hazard: We have already solve it by using Harvard architecture. (depart the instruction memory and data memory into two pieces)
 - Data hazard: register value not yet written back to register file
 - Control hazard: next instruction not decided yet (caused by branches)



Data Hazard






Handling Data Hazards

- Insert nops in code at compile time
- Rearrange code at compile time
- Forward data at run time
- Stall the processor at run time




Compile-Time Hazard Elimination

- Insert enough nops for result to be ready
- Or move independent useful instructions forward






Data Forwarding



Data Forwarding







Data Forwarding


- Forward to Execute stage from either:
 - Memory stage or
 - Writeback stage
- Forwarding logic for ForwardAE:

```
if ((rsE != 0) AND (rsE == WriteRegM) AND RegWriteM)
    then ForwardAE = 10
else if ((rsE != 0) AND (rsE == WriteRegW) AND RegWriteW)
    then ForwardAE = 01
else ForwardAE = 00
```

Forwarding logic for ForwardBE same, but replace rsE with rtE




Stalling




5

Stalling





Stalling Hardware



Stalling Logic

```
lwstall = ((rsD==rtE) OR (rtD==rtE)) AND MemtoRegE
```

```
StallF = StallD = FlushE = lwstall
```





Control Hazards

beq:


- branch not determined until 4th stage of pipeline
- Instructions after branch fetched before branch occurs
- These instructions must be flushed if branch happens

Branch misprediction penalty


- number of instruction flushed when branch is taken
- May be reduced by determining branch earlier



Control Hazards: Original Pipeline




Control Hazards






Early Branch Resolution



Introduced another data hazard in Decode stage




Early Branch Resolution






Reducing Pipeline **Branch Penalties**

- Use a delayed branch
 - **Compiler** schedules one instruction (or more than one depending on the need) right after the branch. The instruction(s) is always executed, after which we will know the ID outcome of the Branch instruction.
- (a) is the best.
- (b) and (c) are used only when (a) is impossible.
- (b) is preferred if Branch has higher probability to be taken.
- (c) is preferred if otherwise. Both (b) and (c) need to undone their changes (registers for






© Digital Design and Computer Architecture

(a) From before

(b) From target

(c) From fall-through


Branch delay slot



Branch delay slot: The instruction after branch always execute.

In this way, the only left instruction could use effectively, instead of wasting this stage

Handling Data & Control Hazards





Control Forwarding & Stalling Logic

Forwarding logic:

```
ForwardAD = (rsD !=0) AND (rsD == WriteRegM) AND RegWriteM ForwardBD = (rtD !=0) AND (rtD == WriteRegM) AND RegWriteM
```

Stalling logic:





Branch Prediction

- Guess whether branch will be taken
 - Backward branches are usually taken (loops)
 - Consider history to improve guess
- Good prediction reduces fraction of branches requiring a flush



Pipelined Performance Example

- SPECINT2000 benchmark:
 - 25% loads
 - 10% stores
 - 11% branches
 - 2% jumps
 - 52% R-type
- Suppose:
 - 40% of loads used by next instruction
 - 25% of branches mispredicted
 - All jumps flush next instruction
- What is the average CPI?



Pipelined Performance Example

• SPECINT2000 benchmark:

- 25% loads
- 10% stores
- 11% branches
- 2% jumps
- 52% R-type

• Suppose:

- 40% of loads used by next instruction
- 25% of branches mispredicted
- All jumps flush next instruction

What is the average CPI?

- Load/Branch CPI = 1 when no stalling, 2 when stalling
- CPI_{lw} = 1(0.6) + 2(0.4) = 1.4
- $CPI_{beq} = 1(0.75) + 2(0.25) = 1.25$


Average CPI =
$$(0.25)(1.4) + (0.1)(1) + (0.11)(1.25) + (0.02)(2) + (0.52)(1)$$

= 1.15

Pipelined Performance

Pipelined processor critical path:

```
T_{c} = \max \left\{ \begin{array}{l} t_{pcq} + t_{\text{mem}} + t_{\text{setup}}, \\ 2(t_{RFread} + t_{\text{mux}} + t_{\text{eq}} + t_{\text{AND}} + t_{\text{mux}} + t_{\text{setup}}), \\ t_{pcq} + t_{\text{mux}} + t_{\text{mux}} + t_{\text{ALU}} + t_{\text{setup}}, \\ t_{pcq} + t_{\text{memwrite}} + t_{\text{setup}}, \\ 2(t_{pcq} + t_{\text{mux}} + t_{\text{RFwrite}}) \right\}
```





Pipelined Performance Example

Element	Parameter	Delay (ps)
Register clock-to-Q	t_{pcq_PC}	30
Register setup	$t_{ m setup}$	20
Multiplexer	$t_{ m mux}$	25
ALU	$t_{ m ALU}$	200
Memory read	$t_{ m mem}$	250
Register file read	$t_{RF\text{read}}$	150
Register file setup	t_{RF} setup	20
Equality comparator	t_{eq}	40
AND gate	$t_{ m AND}$	15
Memory write	$T_{ m memwrite}$	220
Register file write	$t_{RF\mathrm{write}}$	100 ps

$$T_c = 2(t_{RFread} + t_{mux} + t_{eq} + t_{AND} + t_{mux} + t_{setup})$$

= 2[150 + 25 + 40 + 15 + 25 + 20] ps = **550** ps



Pipelined Performance Example

Program with 100 billion instructions

Execution Time = (# instructions)
$$\times$$
 CPI \times T_a

$$\times 10^{-12}$$
)

$$=(100 \times 10^9)(1.15)(550$$




Processor Performance Comparison

	Execution Time (seconds)	Speedup (single-cycle as baseline)
Single-cycle		1
Multicycle	133	0.70
Pipelined	63	1.47



CPU流水线: ARM vs X86



ARM流水线与Xeon基本一致,按流水线前后端分解




鲲鹏流水线技术亮点: CPU流水线主要阶段

• Fetch: 提取指令并计算下一次Fetch的地址。包括指令缓存、Branch Prediction、Branch Target Buffer、Return Address Stack。


Decode

- □ 分解指令流到独立指令;
- □ Translate X86指令到RISC-like Uops;
- 理解指令语义,包括指令类型(Control、Memory、Arithmetic,等等),运算操作类型、需要什么资源(读和写需要的寄存器,等等)。
- Allocation: Register Renaming + Resources Reservation.
- Issue:分发指令到相应执行单元,从这儿开始 进入错序执行阶段。
- Execute: 指令执行阶段
- Write Back: 将执行结果写入Register File、 Reorder Buffer、等等
- Commit: 重整执行结果次序、决定Speculative Execution正确性,最终输出结果。





鲲鹏流水线技术:弱保序



CPU弱保序,即乱序执行:


- 处理器不按程序规定的顺序执行指令,它根据内部功能部件的 空闲状态,动态分发执行指令,但是指令结束的顺序还是按照 原有程序规定的顺序。
- 处理器内部功能部件并行运转,避免了不必要的阻塞,有效提高了处理器执行指令的性能。
- 处理器分析影响执行结果的指令,避免出现有显式的数据依赖 和控制依赖的乱序,但是,特殊情况下的读写乱序可能影响程 序执行结果,需要软件甄别。

制约CPU效率因素

- •CPU流水线前端限制:执行单元空闲,但前端不能输送充分多操作指令
- •CPU流水线后端限制:执行单元繁忙或执行时等待数据,指令执行出现等待
- •分支预测错误:执行错误分支浪费时间 + 处理错误分支执行消耗时间。



芯片架构-系统安全&IMU



系统安全: 支持安全启动,以及保证系统在可信环境内运行的一套软硬件方案。该方案由Secure Boot技术和ARM架构中的Trust Zone技术结合而成。

IMU(Intelligent Management Unit)是 Hi162x芯片内部的智能管理单元,完善 ARM节点在数据中心的管理和控制,未来 数据中心设备管理要求统一、智能和协同, 遵循管理系统集中决策+节点执行监控, 按照设备节点模型统一管理。

IMU作为数据中心的管理末端,协同BMC, 完成数据中心的节点执行监控。

IMU可以覆盖的功能: RAS故障预处理以及错误记录上报、安全信任根、能效管理、芯片内部管理。



鲲鹏920系列芯片——加速器引擎功能 (1)

组件	算法	规格描述				
	SM4	支持SM4-CBC/SM4-CTR/SM4-XTS,符合GM/T0002-2012规范。 单处理器(Kunpeng 920)最大带宽30Gbps。支持同步、异步模式。				
	SM3	支持SM3,符合GM/T 0004-2012规范。 单处理器(Kunpeng 920)最大带宽60Gbps。支持同步、异步模式。				
OpenSSL引 擎库	RSA	支持RSA1024/RSA2048/RSA3072/RSA4096,符合NIST FIPS-197标准规范。 单处理器(Kunpeng 920)RSA2048 sign最大带宽54K ops。支持同步、异步模式。				
	DH	支持DH 768/1024/1536/2048/3072/4096,符合NIST FIPS-197标准规范 单处理器(Kunpeng 920)DH768/1024/1536/2048/3072/4096 最大带宽为94.4/56/25.6/14/4.8/2.24kops。 支持同步、异步模式。				
	AES	支持AES-ECB/AES-CBC/AES-CTR/AES-XTS,符合NIST FIPS-197标准规范。 单处理器(Kunpeng 920)最大带宽60Gbps。支持同步、异步模式。				




鲲鹏920系列芯片——加速器引擎功能 (2)

组件	算法	规格描述				
Zlib库	ZLIB	支持ZLIB数据格式,符合RFC1950标准规范。 单处理器(Kunpeng 920)最大压缩带宽7GB/s,静态Huffman解压最大带宽8GB/s。压缩率50%。支持同步模 式。				
	GZIP	支持GZIP数据格式,符合RFC1952标准规范。 单处理器(Kunpeng 920)最大压缩带宽7GB/s,静态Huffman解压最大带宽8GB/s。压缩率50%。支持同步模 式。				
内核Crypto	SM4	支持SM4-XTS,符合GM/T 0002-2012规范。 单处理器(Kunpeng 920)最大带宽30Gbps。支持异步模式。				




鲲鹏系列处理器 vs 业界主流产品的性能和效能对比





鲲鹏整体性能对比-内存带宽和时延性能





鲲鹏整体性能对比- IO性能

特性	模式	规格类别	目标	实测数据(本地关SMMU)	实测数据(本地开SMMU)
	IB: Mlx CX5	PPS	read>95Mpps@4B write:>64Mpps@4B send:>63Mpps@4B	read:24并发时达到86.4Mpps@4B write:24并发时达到86.4Mpps@4B send:24并发时达到90Mpps@4B	read:24并发时达到86.4Mpps@4B write:24并发时达到86.4Mpps@4B send:24并发时达到90Mpps@4B
		时延	Intel对接CX4数据: read: 1.95us@2B write: 0.93us@2B read: 4.09us@4KB write: 3.22us@4KB	read: 1.66us@2B write: 0.99us@2B send: 1.06@2B read: 2.21us@4KB write: 1.98us@4KB send: 2.05@4KB	read: 1.65us@2B write: 1.01us@2B send: 1.06@2B read: 2.18us@4KB write: 1.95us@4KB send: 2.04@4KB
		带宽	read:线速@2KB write:线速@2KB	read:线速90%@2KB,线速@8KB; write:线速87%@2KB,线速@8KB; (与x86+CX5持平)	read:线速90%@2KB,线速@8KB; write:线速86%@2KB,线速@8KB; (与x86+CX5持平)
PCle	网络: Mlx CX5/1822	PPS	>10Mpps@64B	CX5: 24队列 25.3Mpps@64B; 1822: 16队列 13.7Mpps@64B;	CX5:24队列 14.5Mpps@64B; 1822:16队列 12Mpps@64B;
		时延	13.5us@64B	CX5: 1队列1Mpps 7.8us 1822: 1队列1Mpps 9.4us	CX5: 1队列0.7Mpps 11.5us 1822: 1队列0.7Mpps 13us
			线速@1518KB	CX5: 16队列线速@1518KB 1822: 16队列98Gb@1518KB	CX5:16队列 90Gb@1518KB 1822:16队列 68Gb@1518KB
		7-70	3100	3025.7	3012.4
		持续随机读KIOPS@4KB	760	775.2	753.6
	V3/V5	4K读延时(us)	88	avg: 44.72 99%: 88	avg: 46.24 99%: 89
		最大写带宽(MB/s)@256KB	1950	2005.4	1957.7
		持续随机写KIOPS@4KB	175	508.6	503.6
		4K写延时(us)	18	avg: 11.75 99%: 10	avg: 12.57 99%: 11



鲲鹏整体性能对比- IO性能 (2)

详细测试数据 Microsoft Excel



特性	模式	类别	规格	实测数据(本地关SMMU)	实测数据(本地开SMMU)
NIC		PPS	>10Mpps@64B	24核: 25Mpps@64B	24核: 14.7Mpps@64B
	1006	 时延	100GE: <13.5us@64B	100G: 12us@64B	10G: 12.1us@64B
	100G	带宽	10GE: <15us@64B 100GE: >94Gbps@双向带宽 25GE: >23.5Gbps@双向带宽 10GE: 9.35Gbps@双向带宽	10G: 12us@64B 100G: 94.1Gbps@1518B 25G: 23.5@1518B 10GE: 9.41@1518B	100G: 12.6us@64B 100G: 94.1Gbps@1518B 25G: 23.5@1518B 10GE: 9.41@1518B
	100G	Mpps	read: >30Mpps@2B write:>30Mpps@2B send:>30Mpps@2B	read: 31.5Mpps@2B write: 33.2Mpps@2B send: 33.12Mpps@2B	read : 31.02Mpps@2B write: 33.35Mpps@2B send : 32.67Mpps@2B
RoCE		时延	read: 2.0us@2B write: 0.85us@2B send: 1.5@2B read: 3us@4KB write: 2.5us@4KB send: 2.5@4KB	read: 1.51us@2B write: 0.83us@2B send: 1.14@2B read: 2.41us@4KB write: 1.70us@4KB send: 1.87@4KB	read: 1.58us@2B write: 0.98us@2B send: 1.79@2B read: 1.83us@4KB write: 1.56us@4KB send: 2.29@4KB
			带宽	read: 线速@1KB write:线速@1KB send:线速@1KB	read: >99.5Gbps@1024B write: >99.5Gbps@1024B send: 99.2Gbps@1024B
	X8*12G	IOPS	读: 800K/S@4KB 写: 800K/S@4KB	读: 1451.6K/s@4K 写: 982.37K/s@4K	读: 1031.2K/s@4K 写: 941.4K/s@4K
SAS		时延	4KB读: 800us 4KB写: 800us	4KB读: 345.5us 4KB写: 514.94us	4KB读: 489.79us 4KB写: 536.96us
		带宽	读: 8000MB/S@256KB 写: 8000MB/S@256KB	读: 8539.6MB/s@256KB 写: 8282.7MB/s@256KB	读: 8539.6MB/s@256KB 写: 8282.7MB/s@256KB

