

```
21
22
23 🖨 module test_01(
         input wire in0,
24
25
         input wire in1,
        input wire in2,
26
27
         output wire out0,
28
         output wire out1,
        output wire out2,
29
30
        output wire out3,
31
        output wire out4,
32
         output wire out5,
33
         output wire out6,
         output wire out7
34
35
         );
         assign out7 = (in2 & in1) & in0;
36
         assign out6 = (in2 & in1) & !in0;
37
         assign out5 = (in2 & !in1) & in0;
38
         assign out4 = (in2 & !in1) & !in0;
39
         assign out3 = (!in2 & in1) & in0;
10
         assign out2 = (!in2 & in1) & !in0;
11
        assign out1 = (!in2 & !in1) & in0;
12
         assign out0 = (!in2 & !in1) & !in0;
43
44 🖨 endmodule
15
```

```
22
23 inodule tb_test_01(
24
25
         );
26
         reg in0;
27
         reg in1;
         reg in2;
28
29
          wire out0;
          wire out1;
30
          wire out2;
31
32
          wire out3;
          wire out4;
33
         wire out5;
34
35
         wire out6;
36
         wire out7;
         initial
37 ⊖
38 🖨
         begin
39
           in0 <= 0;
           in1 <= 0;
40
           in2 <= 0;
41
         #100
42
           in0 <= 1;
43
           in1 <= 0;
45
           in2 <= 0;
         #100
46
47
           in0 <= 0;
           in1 <= 1;
48
           in2 <= 0;
49
          #100
50
51
            in0 <= 1;
52
           in1 <= 1;
      <
  _________E:/project_5/project_5.srcs/sim_1/new/tb_test_01.v
       Q 🕍 ← → X 🖥 🛍 🗡 // 🖩 🗘
   Source File Properties
              in0 <= 1;
      43
              in1 <= 0;
              in2 <= 0;
             #100
              in0 <= 0;
              in1 <= 1;
      48
              in2 <= 0;
      49
             #100
      50
             in0 <= 1;
      51
              in1 <= 1;
      52
      53
             #100
              in0 <= 0;
              in1 <= 0;
              in2 <= 1;
            #100
      58
              in0 <= 1;
      59
              in1 <= 0;
      60
              in2 <= 1;
      61
      62
            #100
      63
              in0 <= 0;
              in2 <= 1;
             #100
              in0 <= 1;
      67
      68
              in1 <= 1;
              in2 <= 1;
      69
      70 🖨
71 ¦
72 ¦
             test_01 mytest(
             .in2(in2),
```