

MAO-CHI WENG

1301 Beal Ave, Ann Arbor, MI

📞 +1 734-881-5231 📩 maochiw@umich.edu 💬 LinkedIn

Education

Ph.D. in Electrical and Computer Engineering, University of Michigan

LEAPS: Lab for Efficient Application Processor, Advisor: Prof. Zhengya Zhang

- Cumulative GPA: 4.0/4.0

Expected Aug. 2029

Ann Arbor, MI

B.S. in Electrical Engineering, National Taiwan University

- Cumulative GPA: 3.9/4.0

Graduated Aug. 2024

Taipei, Taiwan

Publication

Y. -C. Yu*, M. -C. Weng*, M. -G. Lin and A. -Y. A. Wu, "Retraining-free Constraint-aware Token Pruning for Vision Transformer on Edge Devices," 2024 IEEE International Symposium on Circuits and Systems (ISCAS), Singapore, Singapore, 2024

Teaching Experience

Linear Algebra

Teaching Assistant

Fall 2021

Department of Electrical Engineering, National Taiwan University

Selected Projects

Graph Neural Network accelerator

Research Project in LEAPS, advisor: Prof. Zhengya Zhang

Jan. 2025- May. 2025

ASIC Design

- Designed and taped out a Graph Neural Network accelerator that supports different Conv kernels in Intel 16nm node.

2-Way Superscaler Out-of-Order Processor

Course Project of EECS470 Computer Architecture

Sept. 2025- Dec. 2025

CPU Design

- Designed a 2-way superscaler out-of-order R10k-style CPU with early branch resolution, GShare branch predictor, and return address stack(RAS)

Elliptic Curve Cryptography Processor

Course Project of Integrated Circuit Design Laboratory

Sept. 2021- Jan. 2022

ASIC Design

- Designed and taped out a CPU-like processor within area constraint by doing SW/HW co-design in UMC 0.18 um node.

Other Research & Work Experience

NTU Access IC Lab, National Taiwan University

Undergraduate Researcher, advisor: Prof. An-Yeu Wu

Sept. 2022- Oct. 2023

Taipei, Taiwan

- Introduced Fisher Token Information on Vision Transformer's tokens to evaluate token importance between blocks.
- Proposed an edge-friendly Vision Transformer retraining-free token pruning scheme that performs better than prior pruning schemes.

Industrial Technology Research Institute

Digital Circuit Research Intern

Apr. 2023- Present

Hsinchu, Taiwan

- Built extensions for Coarse-Grained Reconfigurable Array (CGRA) framework to visualize Data-Flow Graph mapping.
- Proposed a modified ILP-based hierarchical CGRA mapping algorithm and reduced 50% compilation time of SOTA mapping algorithm.

Honors and Scholarships

Dean's List Award | National Taiwan University

Oct. 2022

- Awarded to top 5% students in the department of electrical engineering

Exchange Students Scholarship | NTU-YLL Talent Training Project

July. 2023

- Won a scholarship of \$15,000 available to outgoing exchange students at NTU (out of 300+ students)

Skills

Programming Languages: Python, C/C++, Matlab, Shell script

IC Design Relatives: Verilog/System Verilog, Design Compiler, Innovus, ICCompiler-II, Virtuoso

Natural Languages: English, Mandarin