
#### Accelerating

# Convolutional Neural Networks

on a Field-Programmable Gate Array

#### Idea and Mission


Object Recognition / Scene Labeling




#### Neural Networks

- Computation Algorithms inspired by Nervous System
- Artificial Neurons map many low-complexity inputs


one output with higher abstraction level





#### Neural Networks


Many Neurons form a Neural Network



Huge amount of coefficients → Training of Neural Network.

Optimization for "best approximation of desired output" with known data.

#### Convolutional Neural Networks




kernel

input


- Convolutional Neural Networks
  - Operate on 2D data (e.g. images)
  - Perform "weighting" by filter kernels
  - Capture neighborhood relations between pixels

output


#### Accuracy vs. Complexity of CNNs




#### Accuracy vs. Complexity of CNNs



#### What about embedded systems?




#### FPGA = Field Programmable Gate Array




	performance	NREs	Unit	TTM
ŧ	ASIC	ASIC	FPGA	ASIC
ı	FPGA	FPGA	MICRO	FPGA
ı	MICRO	MICRO	ASIC	MICRO


ASIC = custom IC, MICRO = microprocessor

# CNN Topologie





### CNN Topologie








#### New Image Classification Model














17 / 19

# FPGA Implementation white specification will be specified as proceeding the specific process of the sp

# HLS = High-Level Sap\_Course\_assign\_pre\_precase(ap\_CS\_fsm) of the state maching ap\_course assign\_pre\_precase(ap\_k) (ap\_clk'event and ap\_clk = '1') then if (ap\_rst = '1') then

NUM\_STAGE => 4, din0\_WIDTH => 32, din1\_WIDTH => 32, dout\_WIDTH => 32)

C/C++ Code

```
ap_CS_fsm <= ap_NS_fsm;
     end if:
  end if:
end process;
-- ap_reg_ppiten_pp0_it0_preg assign process. --
ap_reg_ppiten_pp0_it0_preg_assign_proc : process(ap_clk)
  if (ap_clk'event and ap_clk = '1') then
     if (ap rst = '1') then
       ap_reg_ppiten_pp0_it0_preg <= ap_const_logic_0;
       if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_0) and not(((ap_const_logic_stg0_fsm_0)))
          ap_reg_ppiten_pp0_it0_preg <= ap_start;
       end if;
     end if:
  end if:
end process;
-- ap_reg_ppiten_pp0_it1 assign process. --
ap_reg_ppiten_pp0_it1_assign_proc : process(ap_clk)
  if (ap_clk'event and ap_clk = '1') then
     if (ap rst = '1') then
       ap_reg_ppiten_pp0_it1 <= ap_const_logic_0;
       if ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg4_fsm_4)) then
          ap_reg_ppiten_pp0_it1 <= ap_reg_ppiten_pp0_it0;
       end if:
     end if;
  end if:
end process;
-- ap_reg_ppiten_pp0_it10 assign process. --
```

ap\_reg\_ppiten\_pp0\_it10\_assign\_proc : process(ap\_clk)

if (ap\_clk'event and ap\_clk = '1') then


if (an ret - '1') then

ap\_CS\_fsm <= ap\_ST\_pp0\_stg0\_fsm\_0;

```
do_macc_fmul_32ns_32ns_32_4_max_dsp_U4: component do_macc_fmul_32ns_32ns_32_4_max_dsp
generic map (
   ID => 1.
   NUM_STAGE => 4,
   din0_WIDTH => 32
   din1 WIDTH => 32
   dout_WIDTH => 32)
port map (
   clk => ap_clk,
   reset => ap rst.
  dind => img. in.q1, ding. in.q1, ding. in.q1, dind. => ign. [i.n.q1, dind. => ign. => ign. [i.n.q1, dind. => ign. [i.n.q1, dind. => ign. => ign. [i.n.q1, dind. => ign. => ign. => ign. [i.n.q1, dind. => ign. => ign. => ign. => ign. [i.n.q1, dind. => ign. => ign
-- the current state (ap_CS_fsm) of the state machine. --
ap_CS_fsm_assign_proc : process(ap_clk)
   if (ap_clk'event and ap_clk = '1') then
       if (ap_rst = '1') then
          ap_CS_fsm <= ap_ST_pp0_stg0_fsm_0;
          ap_CS_fsm <= ap_NS_fsm;
      end if;
                                                                                      HLS = High-Level Synthesis
   end if:
end process
-- ap reg poiten pp0 it0 preg assign process.
ap_reg_ppiten_pp0_it0_preg_assign_proc : process(ap_clk)
   if (ap clk'event and ap clk = '1') then
      if (ap rst = '1') then
          ap_reg_ppiten_pp0_it0_preg <= ap_const_logic_0;
          if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_0) and not(((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and (ap_start = ap_const_logic_0))))) then
             ap_reg_ppiten_pp0_it0_preg <= ap_start;
      end if:
   end if:
end process:
-- ap reg ppiten pp0 it1 assign process. --
ap_reg_ppiten_pp0_it1_assign_proc : process(ap_clk)
   i\bar{f} (ap_clk'event and ap_clk = '1') then
      if (ap rst = '1') then
          ap_reg_ppiten_pp0_it1 <= ap_const_logic_0;
         if ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg4_fsm_4)) then
              ap_reg_ppiten_pp0_it1 <= ap_reg_ppiten_pp0_it0;
       end if;
   end if:
end process:
-- ap_reg_ppiten_pp0_it10 assign process. --
ap_reg_ppiten_pp0_it10_assign_proc : process(ap_clk)
   if (ap_clk'event and ap_clk = '1') then
       if (ap rst = '1') then
          ap_reg_ppiten_pp0_it10 <= ap_const_logic_0;
          ap_reg_ppiten_pp0_it10 <= ap_const_logic_0;
elsif ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg4_fsm_4)) then
              ap_reg_ppiten_pp0_it10 <= ap_reg_ppiten_pp0_it9;
          end if:
      end if;
   end if;
end process
-- ap_reg_ppiten_pp0_it2 assign process. --
ap_reg_ppiten_pp0_it2_assign_proc : process(ap_clk)
   if (ap_clk'event and ap_clk = '1') then
          ap_reg_ppiten_pp0_it2 <= ap_const_logic_0;
          if ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg4_fsm_4)) then
              ap_reg_ppiten_pp0_it2 <= ap_reg_ppiten_pp0_it1;
          end if:
      end if;
   end if:
end process
-- ap_reg_ppiten_pp0_it3 assign process. --
ap_reg_ppiten_pp0_it3_assign_proc : process(ap_clk)
   if (ap_clk'event and ap_clk = '1') then
          ap_reg_ppiten_pp0_it3 <= ap_const_logic_0;
          if ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg4_fsm_4)) then
              ap_reg_ppiten_pp0_it3 <= ap_reg_ppiten_pp0_it2;
          end if:
      end if:
   end if:
```

end process

Synthesis



#### FPGA Implementation with HLS

... in progress ...

Demo on GPU:

https://rhea.scs-ad.scs.ch/webcam-demo