			Requirements Traceability	Matrix				
			Members: Thibaut Lanois, Wen We	n, Jieming Pan				
	Test Case 1	status	Test Case 2	status	Test Case 3	status	Test Case 4	status
	Comparison between Matlab and C	done						
Implementing Pooling layer functions in C	Comparison between Matlab and C	done						
	·			some small difference				
				but not sure about				
	Fully connected propagete			row and column for				
Implementing Fully connected layer functions in C	convolution	done	Comparison between Matlab and C	weight				
Obtain LeNet-5 model in C	percentage superior to 80%	done	percentage superior to 90%	done	Same percentage than C (99.8%)	In progress		
Software / hardware								
			Design test: With fixed inputs from controller, in every 9 cycles of kernel multiply-					
	function and setup test: Verify individual multiplication and		add calculation, the data order and number of					
	addition in the pipeline. Check if the weights and biases are loaded		multiply-add calculation is as supposed. Input:					
	correctly, and valid bits are		fabricated data.					
Implementing Convolution layer functions	propagated correctly.	Done	Output: correctly calculated results.	done				
					Integrated Test (With Router- Controller-Convolution): Pooling function with			
					input data from convolution layer.			
			Individual Design Test (Pooling):		Input:			
	Individual Design Test (FIFO):		Maximum functions correctly.		feature map data (valid) from previous			
Implementing Pooling layer functions	2*2*16-bit FIFO with seperate	dono	Input: fetched data in two FIFOs.	dono	layer.	dono		
	enable signals functions correctly. fixed size kernel and input. Output	done	Output: pooled maximum data.	done	Output: pooled data and valid bit.	done		
Finite state machine	waveform	done	Size move through cycle: output waveform	done				
	Fixed-size (32*32), 1 input feature	done	Fixed-size (32*32), 1 input feature	done	Fixed-size (32*32), 6 input feature map,		-	
	map, 1 output feature map. output:		map, 6 output feature map. output:		10 output feature map. output: 2 hex		paralelize router	
Router-controller	2 hex number	done	2 hex number	done	number	done	output	Not started
Router-controller	Fixed-size (32*32), 1 input feature	done	Fixed-size (32*32), 6 input feature	done		1	σαιραί	140t Starteu
	map, 6 output feature map. output:		map, 10 output feature map.					
Router-controller-Convolution	file	done	output: file	done				
	Fixed-size (32*32), 1 input feature						1 input image convolution and pooling for every	
	map, 6 output feature map. output:		1 input image convolution and		1 input image convolution and pooling		layer but more paralelism. output:	
Router-controller-convolution-pooling	file	done	pooling for 2 layer. output: file	done	for every layer, output: file	done	file	Not started
nouter controller-convolution-pooling		1	Checking loading and unloading of BRAM with exponential lookup	1	Design test: Verify each section of the		ine.	inot started
	Load features map to the CPU and		table content. Verify Relu function		pipeline input and output. Test softmax			
Softmax function in LUT	make softmax with CPU	In progress	output is achieved	Not started	function calculation results.			
Axi bus								
Integration								
Route placement						1		