			Daguiroments Trascability	Motrix				
			Requirements Traceability					
	Test Case 1	status	Members: Thibaut Lanois, Wen We Test Case 2	status	Test Case 3	status	Test Case 4	status
		done	Test Case 2	Status	Test Case 3	status	rest Case 4	status
Institute of the Control of the Cont								
Implementing Pooling layer functions in C	Comparison between Matlab and C	done		some small difference				
				but not sure about				
	Fully connected propagete			row and column for				
Implementing Fully connected layer functions in C	convolution	done	Comparison between Matlab and C	weight				
Obtain LeNet-5 model in C	percentage superior to 80%	done	percentage superior to 90%	done	Same percentage than C (99.8%)	In progress		
Software / hardware								
			Design test: With fixed inputs from					
			controller,					
			in every 9 cycles of kernel multiply-					
	function and setup test: Verify		add calculation,					
	individual multiplication and		the data order and number of					
	addition in the pipeline. Check if the		multiply-add					
	weights and biases are loaded		calculation is as supposed. Input:					
	correctly, and valid bits are		fabricated data.					
Implementing Convolution layer functions	propagated correctly.	Done	Output: correctly calculated results.	In progress	1.1. 1.7. 1.0101.0			
					Integrated Test (With Router- Controller-Convolution): Pooling			
					function with			
					input data from convolution layer.			
			Individual Design Test (Pooling):		Input:			
	Individual Design Test (FIFO):		Maximum functions correctly.		feature map data (valid) from previous			
	2*2*16-bit FIFO with seperate		Input: fetched data in two FIFOs.		layer.			
Implementing Pooling layer functions	enable signals functions correctly.	done	Output: pooled maximum data.	done	Output: pooled data and valid bit.	In progress		
	fixed size kernel and input. Output		Size move through cycle: output					
Finite state machine	waveform	done	waveform	done				
	Fixed-size (32*32), 1 input feature		Fixed-size (32*32), 1 input feature		Fixed-size (32*32), 6 input feature map,			
	map, 1 output feature map. output:		map, 6 output feature map. output:		10 output feature map. output: 2 hex		paralelize router	
Router-controller	2 hex number	done	2 hex number	done	number	In progress	output	Not started
	Fixed-size (32*32), 1 input feature		Fixed-size (32*32), 6 input feature					
	map, 6 output feature map. output:		map, 10 output feature map.					
Router-controller-Convolution	file	In progress	output: file	In progress			A townshipson	
							1 input image convolution and	
							pooling for every	
	Fixed-size (32*32), 1 input feature						layer but more	
	map, 6 output feature map. output:		1 input image convolution and		1 input image convolution and pooling		paralelism. output:	
Router-controller-convolution-pooling	file	In progress	pooling for 2 layer, output: file	In progress	for every layer, output: file	In progress	file	Not started
P0		10	Checking loading and unloading of	10	,,	10		
			BRAM with exponential lookup		Design test: Verify each section of the			
	Load features map to the CPU and		table content. Verify Relu function		pipeline input and output. Test softmax			
Softmax function in LUT	make softmax with CPU	In progress	output is achieved	Not started	function calculation results.	Not started		
Axi bus								
Integration								
Integration								