Contents

		gy	
		listory	
1.0	Tntra	duction	25
1.0			
	1.1	UCIe Components	
		1.1.1 Protocol Layer	
		1.1.2 Die-to-Die (D2D) Adapter	
		1.1.3 Physical Layer	
	1.0	1.1.4 Interfaces	
	1.2	UCIe Configurations	
		1.2.1 Single Module Configuration	
		1.2.2 Multi-module Configurations	
	4.0	1.2.3 Sideband-only Configurations	
	1.3	UCIe Retimers	
	1.4	UCIe Key Performance Targets	
	1.5	Interoperability	48
2.0	Prot	ocol Layer	49
	2.1	PCIe	
		2.1.1 Raw Format	
		2.1.2 Standard 256B End Header Flit Format	
		2.1.3 68B Flit Format	
		2.1.4 Standard 256B Start Header Flit Format	
		2.1.5 Latency-Optimized 256B with Optional Bytes Flit Format	52
	2.2	CXL 256B Flit Mode	52
		2.2.1 Raw Format	
		2.2.2 Latency-Optimized 256B Flit Formats	
		2.2.3 Standard 256B Start Header Flit Format	
	2.3	CXL 68B Flit Mode	
		2.3.1 Raw Format	
		2.3.2 68B Flit Format	
	2.4	Streaming Protocol	
	2.7	2.4.1 Raw Format	
		2.4.2 68B Flit Format	
		2.4.3 Standard 256B Flit Formats	
		2.4.4 Latency-Optimized 256B Flit Formats	
	2.5	Management Transport Protocol	
		-	
3.0		o-Die Adapter	
	3.1	Stack Multiplexing	
	3.2	Link Initialization	
		3.2.1 Stage 3 of Link Initialization: Adapter Initialization	
		3.2.1.1 Part 1: Determine Local Capabilities	60
		3.2.1.2 Part 2: Parameter Exchange with Remote Link Partner	
	_	3.2.1.3 Part 3: FDI bring up	
	3.3	Operation Formats	
		3.3.1 Raw Format for All Protocols	
		3.3.2 68B Flit Format	
		3.3.2.1 68B Flit Format Alignment and Padding Rules	
		3.3.3 Standard 256B Flit Formats	
		3.3.4 Latency-Optimized 256B Flit Formats	79

		3.3.5	Flit Forma	at-related Implementation Requirements	00
	2.4	D!-!-	for Protoc	col Layer and Adapter	83
	3.4			Flit Format and Protocol	
	3.5			rarchy	
	3.6 3.7			nt Link States	
	-				
	3.8 3.9			ing using Parity	
4.0	Logic				
	4.1			d Transmission Flow	
		4.1.1	Byte to La	ane Mapping	97
		4.1.2	Valid Fran	ming	
			4.1.2.1	Valid Framing for Retimers	
		4.1.3		ting	
		4.1.4		ning Clock Mode	
		4.1.5		transmission	
	4.5		4.1.5.1		
	4.2				
	4.2	4.2.1			
	4.3			ndancy remapping	
		4.3.1 4.3.2		e repaire repair with Lane reversal	
		4.3.2		e repair implementation	
		4.3.3	4.3.3.1	Single Lane repair	
			4.3.3.2	Two Lane repair	
			4.3.3.3	Single Lane repair with Lane reversal	111
				4.3.3.3.1 x64 Advanced Package Pseudo Codes	
				4.3.3.3.2 x32 Advanced Package Pseudo Codes	
			4.3.3.4	Two Lane repair with Lane reversal	112
				4.3.3.4.1 x64 Advanced Package Pseudo Codes	
				4.3.3.4.2 x32 Advanced Package Pseudo Codes	
		4.3.4	Clock and	d Track Lane remapping	114
		4.3.5		d Track Lane repair implementation	
		4.3.6		air and implementation	
		4.3.7		grade in Standard Package Interfaces	
	4.4			ning and Test Modes	
	4 -	4.4.1		ng and training pattern generation	
	4.5			and Training	
		4.5.1	4.5.1.1	ning Basic Operations	
				Transmitter initiated Data to Clock Point Test	123 125
			4.5.1.3	Receiver initiated Data to Clock point test	
			4.5.1.4	Receiver initiated Data to Clock Eye Width Sweep	
		4.5.2	Link Trair	ning with Retimer	
		4.5.3		ning State Machine	
			4.5.3.1	RESET	131
			4.5.3.2	Sideband Initialization (SBINIT)	
			4.5.3.3	MBINIT	135
				4.5.3.3.1 MBINIT.PARAM	
				4.5.3.3.2 MBINIT.CAL	
				4.5.3.3.3 MBINIT.REPAIRCLK	
				4.5.3.3.4 MBINIT.REPAIRVAL	
				4.5.3.3.5 MBINIT.REVERSALMB	
			4.5.3.4	4.5.3.3.6 MBINIT.REPAIRMB	
			4.3.3.4	INDINATIN	13 4

				4.5.3.4.1	MBTRAIN.VALVREF			
				4.5.3.4.2	MBTRAIN.DATAVREF			
				4.5.3.4.3	MBTRAIN.SPEEDIDLE			
				4.5.3.4.4	MBTRAIN.TXSELFCAL			
				4.5.3.4.5	MBTRAIN.RXCLKCAL			
				4.5.3.4.6	MBTRAIN.VALTRAINCENTER			
				4.5.3.4.7	MBTRAIN.VALTRAINVREF			
				4.5.3.4.8	MBTRAIN.DATATRAINCENTER1	159		
				4.5.3.4.9	MBTRAIN.DATATRAINVREF			
				4.5.3.4.10	MBTRAIN.RXDESKEW			
				4.5.3.4.11 4.5.3.4.12	MBTRAIN.LINKSPEED			
				4.5.3.4.12	MBTRAIN.EINRSPELD			
		4			PIDITIAIN.NET AIN			
				4.5.3.7.1	Adapter initiated PHY retrain			
				4.5.3.7.2	PHY initiated PHY retrain			
				4.5.3.7.3	Remote Die requested PHY retrain			
				4.5.3.7.4	PHY retrain from LINKSPEED			
					₹			
	4.6							
	4.6							
	4.7				on			
			7.1.1	Sidehand Ac	signment and Retimer Credits for Multi-module	1/1		
		٦.	/.1.1	Configuration	ns	174		
		4.	7.1.2	Examples of	MMPL Synchronization	174		
				4.7.1.2.1	Example 1: MMPL Resolution results			
					in a Width Degrade per Module	175		
				4.7.1.2.2	Example 2: MMPL Resolution results			
					in a Speed Degrade	176		
				4.7.1.2.3	Example 3: MMPL Resolution results			
					in a Module Disable			
					ability between x64 and x32 Advanced Packages			
	4.8				en MPMs and Link Management Packets			
5.0	Elect	rical Layer	(2D and	l 2.5D)		180		
	5.1	Interopera	bility			180		
		5.1.1 Da	ata rates			180		
		5.1.2 Re	eference		K)			
	5.2	Overview						
	5.3		ansmitter Specification					
					arameters			
	ЕЛ				ansmitter Equalization			
	5.4				meters			
					meters			
					er Equalization			
	5.5				: Lqualization			
	5.5							
	5.6							
	5.7				on			
		24 out and channel openingsion						

		5.7.1	Voltage T	ransfer Funct	tion	. 199			
		5.7.2	Advanced						
			5.7.2.1		rosstalk Mask				
			5.7.2.2		ced Package Module Bump Map				
			5.7.2.3	x32 Advanc	ced Package Module Bump Map	. 210			
			5.7.2.4	x64 and x3	2 Advanced Package Module Interoperability	. 216			
		F 7 2	5.7.2.5		ning of Advanced Package Modules				
		5.7.3			rd Package Module Bump Map				
			5.7.3.1 5.7.3.2		d Package Module Bump Mapd Package Module Bump Map				
			5.7.3.3	v16 and v8	Standard Package Module Interoperability	227			
			5.7.3.4	Module Nar	ning of Standard Package Modules	. 228			
			017.101.	5.7.3.4.1	Module Degrade Rules				
		5.7.4	UCIe-S S	ideband-only	Port				
	5.8	Tiahtly							
	5.9				pping				
		5.9.1			ne Remapping				
		5.9.2			e remapping				
	5.10				ry				
	5.11								
	5.12								
	5.13								
	0.20	5.13.1			rameters				
		5.13.2			_K)				
		20	•	•	•				
6.0									
	6.1	Introduction							
	6.2	UCIe-3D Features and Summary							
	6.3	UCIe-3D Tx, Rx, and Clocking Electrical Specification							
	6.4								
		6.4.1							
		6.4.2			ency				
		6.4.3			Bump Map				
		6.4.4		Repair Strategy					
		6.4.5	Channel a	and Data Rate	e Extension	. 251			
7.0	Sidel	and				. 252			
	7.1	Protoco	l Specificat	ion		. 252			
		7.1.1							
		7.1.2							
			7.1.2.1		cess Packets				
			7.1.2.2	Messages v	vithout Data	. 259			
			7.1.2.3	Messages v	vith data payloads	. 265			
			7.1.2.4	Managemei	nt Port Message (MPM) with Data	. 274			
				7.1.2.4.1	Common Fields in MPM Header of MPM				
					with Data Messages on Sideband				
				7.1.2.4.2	Encapsulated MTP Message	. 275			
				7.1.2.4.3	Vendor-defined Management Port				
					Gateway Message				
			7.1.2.5		out Data	. 276			
				7.1.2.5.1	Common Header Fields of MPM	_			
					without Data Messages on Sideband				
				7.1.2.5.2	Management Port Gateway Capabilities Message				
				7.1.2.5.3	Credit Return Message				
				7.1.2.5.4	Init Done Message				
				7.1.2.5.5	PM Message	. 279			

				7.1.2.5.6	Vendor-defined Management Port	
					Gateway Message	. 279
		7.1.3	Flow Cont	rol and Data	Integrity	. 280
			7.1.3.1	Flow Contro	I and Data Integrity over FDI and RDI	. 280
			7.1.3.2	Flow Contro	l and Data Integrity over	
				UCIe sideba	nd Link between dies	. 281
			7.1.3.3	End-to-End	flow control and forward progress	
				for UCIe Lin	k sideband	. 281
		7.1.4	Operation	on RDI and F	-DI	. 284
8.0	Syste	em Arch	itecture			. 285
	8.1					
		8.1.1				
		8.1.2				
		8.1.3			nsport	
			8.1.3.1		ement Transport Packet	
				8.1.3.1.1	Traffic Class and Packet Ordering Requirements	
				8.1.3.1.2	Packet Length	
				8.1.3.1.3	Management Protocol	
			8.1.3.2	Managemen	t Network ID	
			8.1.3.3	Routing		. 295
				8.1.3.3.1	Routing of a Packet from a Management Entity	
					within the Chiplet	. 295
				8.1.3.3.2	Routing of a Packet Received	
					on a Management Port	. 297
			8.1.3.4	Packet Integ	grity Protection	. 297
				8.1.3.4.1	CRC Integrity Protection	
			8.1.3.5		rol	
				8.1.3.5.1	Standard Asset Classes	
				8.1.3.5.2	Security Director	
			8.1.3.6		and Configuration	. 302
				8.1.3.6.1	Management Capability Directory	
				8.1.3.6.2	Chiplet Capability Structure	. 306
				8.1.3.6.3	Access Control Capability Structure	
				8.1.3.6.4	Security Clearance Group Capability Structure	
		8.1.4			rotocol	
			8.1.4.1	UCIe Memor	y Access Protocol Packets	. 324
				8.1.4.1.1	UCIe Memory Request Packet	
			0.4.4.0	8.1.4.1.2	UCIe Memory Access Response Packet	
			8.1.4.2		y Access Protocol Capability Structure	
	8.2				MTP) Encapsulation	
		8.2.1			nitecture Overview	
		8.2.2			ages	
			8.2.2.1			
			8.2.2.2		MPMs with Data	
				8.2.2.2.1 8.2.2.2.2	MPMs without Data	
		0 2 2	M			
		8.2.3		•	: Path Setup	
			8.2.3.1	Sideband 8.2.3.1.1	Negotiation Phase Steps	. 341
				8.2.3.1.2	,	
				8.2.3.1.3	Initialization Phase Steps	. 541
				0.2.3.1.3	Other Sideband Management Transport Path Rules	246
			8.2.3.2	Mainhand		
			0.2.3.2	Mainband 8.2.3.2.1	Negotiation Phase Steps	
				8.2.3.2.2	Initialization Phase Steps	
				0.2.3.2.2	induization i hase steps	. 570

			8.2.3.2.3	Other Mainband Management Transport	
				Path Rules	. 349
	8.2.4	Common	Rules for Mar	nagement Transport	
	0	over Sidel	band and Mai	nband	. 349
		8.2.4.1	Managemen	t Packet Flow Control	349
		8.2.4.2	Segmentation	on	. 351
		8.2.4.3	Interleaving	and Multi-module Sideband	
		0.2	and Multi-st	ack Mainband Ordering	. 352
			8.2.4.3.1	Transmitter Rules	. 352
			8.2.4.3.2	Receiver Rules	
		8.2.4.4		Timeout Flow	
	8.2.5	-		Insport Details	
	0.2.5	8.2.5.1		mopore Decard	
		0.2.3.1	8.2.5.1.1	Management Port Gateway Flow Control over RDI.	
			8.2.5.1.2	MPMs with Data Length Rules	
			8.2.5.1.3	Sideband Runtime Management Transport Path	. 555
			0.2.3.1.3		256
			0.2.5.4.4	Monitoring — Heartbeat Mechanism	. 330
			8.2.5.1.4	Sideband Management Path Power	257
			00545	Management Rules	. 35/
			8.2.5.1.5	Management Port Gateway Mux Arbitration	
		8.2.5.2			. 358
			8.2.5.2.1	NOP Message	
			8.2.5.2.2	Credit Return DWORD Format	
			8.2.5.2.3	Management Flit Formats	
			8.2.5.2.4	L1/L2 Link States and Management Transport	. 362
			8.2.5.2.5	Link Reset/Link Disable and	
				Management Transport	. 362
	8.2.6	Retimers	and Managen	nent Transport	. 363
8.3	UCIe De	bug and Te	est Architectu	ıre (UDA)	. 363
	8.3.1				
		8.3.1.1		ement Hub (DMH)	
		8.3.1.2	DFx Manage	ement Spoke (DMS)	. 364
		8.3.1.3	Supported F	Protocols	. 365
			8.3.1.3.1	UCIe Memory Access Protocol (UMAP)	
			8.3.1.3.2	Vendor-defined Test and Debug Protocol	
		8.3.1.4	UDM and UO	CIe Memory Access Protocol Message	
			Encapsulation	on over UCIe	. 366
		8.3.1.5	UCIe Test P	ort Options and Other Considerations	. 366
			8.3.1.5.1	Determinism Considerations	. 366
		8.3.1.6	DFx Security	у	
	8.3.2	Sort/Pre-l		, Testing with UDA	
	8.3.3			g with UDA	
	8.3.4	System D	ehua with UD	β	369
	8.3.5				
	0.5.5	8.3.5.1		Register Address Space and Access Mechanism	
		8.3.5.2		ers	
		0.5.5.2	8.3.5.2.1	Ver (Offset 00h)	371
			8.3.5.2.2	Capability ID (Offset 02h)	371
			8.3.5.2.3	DBG_CAP — Debug Capabilities (Offset 04h)	
				DBG_CAP — Debug Capabilities (Offset 0411) DBG_CTL — Debug Control (Offset 08h)	
			8.3.5.2.4		
			8.3.5.2.5	DBG_STS — Debug Status (Offset Ah)	. 3/2
			8.3.5.2.6	DMH_Length_Low — DMH Register Space	272
				Length Low (Offset 10h)	. 3/2
			8.3.5.2.7	DMH_Length_High — DMH Register Space	
				Length High (Offset 14h)	. 372

				8.3.5.2.8	DMH_Ext_Cap_Low — DMH Extended Capability	
					Pointer Low (Offset 18h) DMH_Ext_Cap_High — DMH Extended Capability	. 373
				8.3.5.2.9	DMH_Ext_Cap_High — DMH Extended Capability	
					Pointer High (Offset 1Ch)	. 373
				8.3.5.2.10	DMS_Start_Low — DMS Starting Address	
					Low (Offset 20h)	. 373
				8.3.5.2.11	DMS_Start_High — DMS Starting Address	
					High (Offset 24h)	. 373
			8.3.5.3	DMS Registe	ers	. 373
			0.0.0.0	8.3.5.3.1	"Empty" Spoke Registers	. 374
				8.3.5.3.2	Common DMS Pagisters for	
				010101012	All Non-empty Spokes	374
				8.3.5.3.3	DMS Registers of UCIe Spoke Types	
				0.5.5.5.5	('Spoke Type' = 0 through 2)	370
				8.3.5.3.4	DMS Registers of Vendor-defined Spoke Types	. 3/3
				0.3.3.3.4	('Spoke Type' = 128 through 255)	202
				02525		. ၁၀၁
				8.3.5.3.5	DMS Register Implementation in UCIe Adapter	204
					and in UCIe Physical Layer	. 384
9.0	Conf	iguratio	n and Para	meters		. 385
	9.1				e	
	9.2					
	9.3				ccess Mechanism	
	9.4				CCSS PICCHAINSHI	
	9.4					
	9.5					
		9.5.1				
			9.5.1.1 9.5.1.2	PCI Express	Extended Capability Header (Offset 0h)	. 393
			9.5.1.2	Canability	Vendor Specific Header 1, 2 (Offsets 4h and 8h)	. 293
			9.5.1.3	Capability D	escriptor (Offset Ah)VSEC - UCIe Link Capability (Offset Ch)	. 29 4
			9.5.1.4	UCIE LIIK D	VSEC - UCIE Link Capability (Offset Cir)	. 393
			9.5.1.6		VSEC - UCIe Link Control (Offset 101)VSEC - UCIe Link Status (Offset 14h)	
			9.5.1.7		VSEC - Link Event Notification Control (Offset 18h).	
			9.5.1.8		VSEC - Error Notification Control (Offset 1Ah)	
			9.5.1.9		VSEC - Register Locator 0, 1, 2, 3 Low	. 101
			3.3.1.3		and when Register Locators 1, 2, 3	
				are present	Offsets 24h, 2Ch, and 34h respectively)	. 405
			9.5.1.10	UCIe Link D	VSEC - Register Locator 0, 1, 2, 3 High	
				(Offset 20h	and when Register Locators 1, 2, 3	
				Àre Present	Offsets 28h, 30h, and 38h respectively)	. 406
			9.5.1.11	UCIe Link D	VSEC - Sideband Mailbox Index Low	
				(Offset is de	esign dependent)	. 406
			9.5.1.12	UCIe Link D	VSEC - Sideband Mailbox Index High	
				(Offset is de	esign dependent)	. 407
			9.5.1.13	UCIe Link D	VSEC - Sideband Mailbox Data Low	
			0 = 1 14	(Offset is de	esign dependent)	. 40/
			9.5.1.14	UCIE Link D	VSEC - Sideband Mailbox Data High	407
			0 5 1 15	(Offset is de	esign dependent)	. 407
			9.5.1.15	OCIE LINK D	VSEC - Sideband Mailbox Control	400
			0 E 1 16	(Oliset is de	esign dependent)	. 408
			9.5.1.16	(Offect is do	VSEC - Sideband Mailbox Status esign dependent)	400
			9.5.1.17	(Oliset is de	VSEC - Requester ID (Offset is design dependent)	. 1 00
			9.5.1.17	OCIE LIIK D	VSEC - Requester 1D (Onset is design dependent) VSEC - Associated Port Numbers	. 400
			9.9.1.10	(Offset is de	esign dependent)	400
			9.5.1.19	Examples of	f setting the Length field	03
			J.J.11.1J	in DVSFC fo	r various Scenarios	. 409
		9.5.2	UCIe Swit		lock (UiSRB) DVSEC Capability	
		J.J.L	2 2 2 2 . 110		· · · · · · · · · · · · · · · · · · ·	

	9.5.2.1		xtended Capability Header (
	9.5.2.2	Designated V	endor Specific Header 1, 2 (Offsets 4h and 8h)	409
	9.5.2.3		Register Block (UiSRB) Base		
9.5.3	D2D/PHY I				
	9.5.3.1	UCIe Register	· Block Header		411
	9.5.3.2	Uncorrectable	Error Status Register (Offse	et 10h)	411
	9.5.3.3	Uncorrectable	Error Mask Register (Offset	t 14h)	412
	9.5.3.4		Error Severity Register (Of		
	9.5.3.5		rror Status Register (Offset		
	9.5.3.6	Correctable E	rror Mask Register (Offset 2	0h)	414
	9.5.3.7		Register (Offset 24h)		
	9.5.3.8	Header Log 2	Register (Offset 2Ch)		415
	9.5.3.9	Error and Lini	k Testing Control Register (C)ffset 30h)	417
	9.5.3.10		Testing Parity Log 0 (Offset		
	9.5.3.11		Testing Parity Log 1 (Offset		
	9.5.3.12	Runtime Link	Testing Parity Log 2 (Offset	44h)	418
	9.5.3.13		Testing Parity Log 3 (Offset		
	9.5.3.14		lapter Capability Log (Offset		
	9.5.3.15	Finalized Ada	pter Capability Log (Offset 5	Ch)	419
	9.5.3.16		(L Capability Log (Offset 64h		
	9.5.3.17	Finalized CXL	Capability Log (Offset 6Ch)		419
	9.5.3.18	Advertised Mi	ulti-Protocol Capability Log R	Register (Offset 78h)	420
	9.5.3.19		i-Protocol Capability Log Reg		
	9.5.3.20		(L Capability Log Register fo		
	9.5.3.21	Finalized CXL	Capability Log Register for S	Stack 1 (Offset 90h)	420
	9.5.3.22	PHY Capabilit	y (Offset 1000h)		421
	9.5.3.23	PHY Control (Offset 1004h)		422
	9.5.3.24	PHY Status (0	Offset 1008h)		423
	9.5.3.25	PHY Initializat	tion and Debug (Offset 1000	Ch)	424
	9.5.3.26	Training Setu	p 1 (Offset 1010h)		425
	9.5.3.27	Training Setu	p 2 (Offset 1020h)		425
	9.5.3.28		p 3 (Offset 1030h)		
	9.5.3.29	Training Setu	p 4 (Offset 1050h)		426
	9.5.3.30	Current Lane	Map Module 0 (Offset 1060)	າ)	427
	9.5.3.31		Map Module 1 (Offset 1068)		
	9.5.3.32	Current Lane	Map Module 2 (Offset 1070)	າ)	427
	9.5.3.33	Current Lane	Map Module 3 (Offset 1078)	າ)	427
	9.5.3.34		Offset 1080h)		
	9.5.3.35	Error Log 1 (0	Offset 1090h)		429
	9.5.3.36	Runtime Link	Test Control (Offset 1100h)		429
	9.5.3.37		Test Status (Offset 1108h).		
	9.5.3.38	Mainband Dat	a Repair (Offset 110Ch)		431
	9.5.3.39	Clock, Track,	Valid and Sideband Repair (Offset 1134h)	433
	9.5.3.40		alth Monitor (UHM) DVSEC		
			UHM Status (Offset Eh)		
			Eye Margin (Starting Offset		
9.5.4	Test/Comp	oliance Registe	r Block		436
	9.5.4.1	UCIe Register	· Block Header		437
	9.5.4.2	D2D Adapter	Test/Compliance Register Bl	lock Offset	437
	9.5.4.3		npliance Register Block Offse		
	9.5.4.4		Test/Compliance Register Bl		
			Adapter Compliance Control		
			Flit Tx Injection Control		
			Adapter Test Status (Offset		
			Link State Injection Control		
			(Offset 34h from D2DOFF)		111
					441
			Link State Injection Control		4 4 ~
			(Offset 38h from D2DOFF)		
		9.5.4.4.6	Retry Injection Control (Offs	set 40h from D2DOFF)	442

			9.5.4.5	PHY Test/Co	mpliance Register Block 4	444
				9.5.4.5.1	Physical Layer Compliance Control 1 (Offsets 000h,	
					400h, 800h, and C00h from PHYOFF)4	444
				9.5.4.5.2	Physical Layer Compliance Control 2 (Offsets 008h,	
					408h, 808h, and C08h from PHYOFF) 4	446
				9.5.4.5.3	Physical Layer Compliance Status 1 (Offsets 010h,	
					410h, 810h, and C10h from PHYOFF)	447
				9.5.4.5.4	Physical Layer Compliance Status 2 (Offsets 018h,	
					418h, 818h, and C18h from PHYOFF)	447
				9.5.4.5.5	Physical Layer Compliance Status 3 (Offsets 020h,	
					420h, 820h, and C20h from PHYOFF)	448
		9.5.5	Implemen	tation Specifi	c Register Blocks4	
	9.6				g Mode and System SW/FW Implications 4	
	9.7				sts/Switches for UCIe Interrupt4	
	9.8				OT)	
			•			
10.0	Inter				4	
	10.1	Raw Die	-to-Die Int	erface (RDI)	4	452
		10.1.1			ments4	
		10.1.2			irements4	
		10.1.3	Dynamic o	lock gating	4	461
			10.1.3.1	Rules and d	escription for	
				lp_wake_red	q/pl_wake_ack handshake 4	461
					escription for pl_clk_req/lp_clk_ack handshake 4	
		10.1.4			4	
		10.1.5			4	
		10.1.6			4	
		10.1.7			4	
	10.2	Flit-Awa			(FDI)4	
		10.2.1			ments4	
		10.2.2			irements4	
		10.2.3	Dynamic o	lock gating		479
			10.2.3.1	Rules and d	escription for	
				lp_wake_red	q/pl_wake_ack handshake4	480
					escription for pl_clk_req/lp_clk_ack handshake 4	
		10.2.4		sfer	4	481
			10.2.4.1		er rules for 256B Flit Mode4	
		10.2.5			cel Timing Relationships4	
		10.2.6			4	
		10.2.7			dshake4	
		10.2.8			4	
		10.2.9		, , , , , , , , , , , , , , , , , , , ,	4	,
	10.3				4	
		10.3.1			nd RDI4	
		10.3.2			n 4	
		10.3.3			:us4	
			10.3.3.1		rules4	
			10.3.3.2		rules	
			10.3.3.3		it Rules4	
			10.3.3.4		e Rules	
			10.3.3.5		tate Rules	
			10.3.3.6 10.3.3.7		ate Rules5 ate Rules5	
			10.3.3.7		ate Rules5	
		10.3.4			s5	
		10.3.4	10.3.4.1		ntry and Exit5	
			TO.2.4.T	FILIVIZEDEL FI	ILLY CITE LAIL	7UH

		10.3.4.2 LinkError	
		10.3.4.3 Example of L2 Cross Product with Retrain on RDI	. 506
		10.3.4.4 L2 Exit Example for RDI	. 507
11.0	Comp	oliance	. 508
		Protocol Layer Compliance	
	11.2		. 509
	11.3		
Α	CXL/	PCIe Register applicability to UCIe	. 511
	A.1	CXL Registers applicability to UCIe	
	A.2	PCIe Register applicability to UCIe	
	A.3	PCIe/CXL registers that need to be part of D2D	
В	AIB I	Interoperability	. 514
_	B.1	AIB Signal Mapping	
	D. 1	B.1.1 Data path	
		B.1.2 Always high Valid	
		B.1.3 Sideband	
		B.1.4 Raw Die-to-Die interface	
	B.2	Initialization.	
	B.3	Bump Map	