Appendix A CXL/PCIe Register applicability to UCIe

A.1 CXL Registers applicability to UCIe

All CXL-defined DVSECs fully apply in the context of UCIe when operating in Raw Format. When operating in non-Raw Format, a few register definitions need to be reinterpreted in the context of UCIe. See below for details. Note that regardless of the Raw Format or non-Raw Format, device/port configurations with CXL 1.1 compliance is not permitted as was discussed in Chapter 9.0.

Table A-1. CXL Registers for UCIe devices

Register Block	Register	Bits	Comments
DVSEC Capability	DVSEC Flex Bus Port Control	3,4	See next row for how these bits are handled
	DVSEC Flex Bus Port Status	3, 4	This bit just mirrors bits 3, 4 in Flex bus port control register, to mimic legacy behavior.
		11, 12	Hardwired to 0
	From 14h-1Fh		N/A

A.2 PCIe Register applicability to UCIe

All PCIe specifications defined DVSEC apply in the context of UCIe as well. There are a few Link and PHY layer registers/bits though that are N/A or need to be reinterpreted in the context of UCIe. They are listed below.

Table A-2. PCIe Registers for UCIe devices

Register Block	Register	Bits	Comments	
PCIe capability	PCI Express Capabilities Register	8	Slot implemented – set to 0. And hence follow rules for implementing other slot related registers/bits at various locations in the PCIe capability register set.	
	Device capabilities Register 8:6		N/A and can be set to any value	
	Link Capabilities Register	3:0	Max Link Speed: Set to 0011b indicating 8GT/s	
		9:4	Max Link Width: 01 0000b, indicating x16	
		11:10	ASPM support: 01b/11b encodings disallowed	
		14:12	N/A	
		17:15	L1 Exit Latency: Devices/Ports must set this bit based on whether they are connected to a retimer or not, and also the retimer based exit latency might not be known at design time as well. To assist with this, these bits need to be made HWInit from a device/port perspective so system FW can set this at boot time based on the specific retimer based latencies.	
		18	N/A and hardwired to 0	
		6	HW ignores what is written here but follow any base spec rules for bit attributes.	
	Link Control Register	7	HW ignores what is written here but follow any base spec rules for bit attributes.	
		8	Set to RO 0	
		9	Set to RO 0	
		10, 11, 12	HW ignores what is written in these bits but follows any base spec rules for bit attributes.	
		3:0	Current Link speed: Set to 0011b indicating 8GT/s	
	Link Status Register	9:4	Negotiated Link width: x16	
		15	Hardwired to 0	
	Link Capabilities 2 Register	7:1	Set to 000 0111b	
		15:9	Set to 00h	
PCIe Capability Li	Link Capabilities 2	22:16	Set to 00h	
	Register	24:23	Set to 00b just to appear compliant	
	Link Control 2 Register	3:0	Target Link speed: Writes to this register are ignored by UCIe hardware, but HW follows the base spec rules for bit attributes	
		4	HW ignores what is written in this bit but follows any base spec rules for bit attributes.	
		5	HW autonomous speed disable – Set to RO 0	
		15:6	N/A for UCIe. HW should follow base spec rules for register bit attributes.	
	Link Status 2 Register	9:0	Set to RO 0	
PCIe Extended Capability	Secondary PCI Express Extended Capability All		Implement per the base spec, but HW ignores all commands from SW and also sets all equalization control registry entries to 0.	

A.3 PCIe/CXL registers that need to be part of D2D

- PCIe Link Control Register
 - Bits 13, 5, 4, and 1:0 are relevant for D2D operation
- CXL DVSEC Flex Bus Port Received Modified TS Data Phase1 Register
- CXL DVSEC Flex Bus Port Control
- CXL DVSEC Flex Bus Port Status
- CXL ARB/MUX registers

§ §