## **Tables**

1	Terms and Definitions	25
2	Unit of Measure Symbols	33
3	Reference Documents	34
4	Revision History	
1-1	Characteristics of UCIe on Standard Package	37
1-2	Characteristics of UCIe on Advanced Package	38
1-3	Characteristics of UCIe-3D	
1-4	UCIe 2D and 2.5D Key Performance Targets	
1-5	UCIe-3D Key Performance Targets	
1-6	Groups for different bump pitches	
2-1	Specification to protocol mode requirements	
3-1	Capabilities that Must Be Negotiated between Link Partners	
3-2	Flit Header for Format 2 without Retry	
3-3	Flit Header for Format 2 with Retry	
3-4	Flit Header for Format 3, Format 4, Format 5, and Format 6 without Retry	
3-5	Flit Header for Format 3, Format 4, Format 5, and Format 6 with Retry	
3-6 3-7	Summary of Flit Formats Protocol Mapping and Implementation Requirements	
3-7 3-8	Truth Table for Determining Protocol	
3-9	Truth Table 1	
3-10	Truth Table 2	
4-1		
4-1 4-2	Valid framing for Retimers	
4-2	Lane ID: Standard Package Module	
4-4	LFSR seed values	
4-5	Data-to-Clock Training Parameters	
4-6	State Definitions for Initialization	
4-7	Per Lane ID Pattern	
4-8	Per Lane ID Pattern Examples	
4-9	Standard Package Logical Lane Map	154
4-10	Runtime Link Test Status Register based Retrain encoding	167
4-11	Retrain encoding	
4-12	Retrain exit state resolution	
4-13	Messages exchanged that are used to determine resolution for Example 1	
4-14	Messages exchanged that are used to determine resolution for Example 2	
4-15	Messages exchanged that are used to determine resolution for Example 3	176
4-16	Capability Register and Link Training Parameter Values	170
	for RDI Byte-to-Module Assignment Example for x64 Interop with x32	
5-1	REFCLK Frequency PPMs and SSC PPMs	
5-2	Electrical summary	184
5-3	Transmitter Electrical Parameters	
5-4	Transmitter de-emphasis values	
5-5 5-6	Receiver Electrical parameters	
5-0 5-7	Maximum Channel reach for unterminated Receiver (TX Swing = 0.4 v)	
5- <i>7</i> 5-8	Forwarded clock frequency and phase	
5-9	I/O Noise and Clock Skew	
5-10	Eye requirements	
5-11	Channel Characteristics	200

5-12	x64 Advanced Package Module Signal List	200
5-13	Bump Map Options and the Recommended Bump Pitch Range and Max Speed	206
5-14	Maximum Systematic Lane-to-lane Length Mismatch in um between the Reference Bump Maps in the Implementation Note	
5-15	x64 and x32 Advanced Package Connectivity Matrix	217
5-16	Summary of Advanced Package Module Connection Combinations with Same Number of Modules on Both Sides	
5-17	Summary of Advanced Package Module Connection Combinations with Different Number of Modules on Both Sides	
5-18	IL and Crosstalk for Standard Package: With Receiver Termination Enabled	
5-19	IL and Crosstalk for Standard Package: No Rx Termination	
5-20	Standard Package Module Signal List	
5-21	Summary of Standard Package Module Connection Combinations with Same Number of Modules on Both Sides	
5-22	Summary of Standard Package Module Connection Combinations with Different Number of Modules on Both Sides	
5-23	Summary of Degraded Links when Standard Package Module-pairs Fail	233
5-24	Tightly Coupled Mode: Eye Mask	
5-25	Tightly Coupled Mode Channel for Advanced Package	
5-26	Raw BER requirements	237
5-27	Sideband Parameters summary	240
5-28	AUXCLK Frequency Parameters	
6-1	UCIe-3D Key Performance Indicators	
6-2	Timing and Mismatch Specification	
6-3	ESD Specification for ≤ 10 um Bump Pitch	
6-4	Energy Efficiency Target	240
7-1	Opcode Encodings Mapped to Packet Types	
7-2	FDI sideband: srcid and dstid encodings on FDI	
7-3	RDI sideband: srcid and dstid encodings on RDI	
7-4	UCIe Link sideband: srcid and dstid encodings for UCIe Link	
7-5	Field descriptions for Register Access Requests	
7-6	Mapping of Addr[23:0] for Different Requests	
7-7	Field Descriptions for a Completion	
7-8	Message Encodings for Messages without Data	259
7-9	Link Training State Machine related Message encodings	267
7 10	for messages without data	
7-10	Message encodings for Messages with Data	
7-11 7-12	Link Training State Machine related encodings	
	Supported MPM with Data Messages on Sideband	
7-13	Common Fields in MPM Header of all MPM with Data Messages on Sideband	
7-14	Encapsulated MTP on Sideband Fields	2/5
7-15	Vendor-defined Management Port Gateway Message with Data on Sideband Fields	
7-16	Supported MPM without Data Messages on Sideband	
7-17	Common Fields in MPM Header of all MPM without Data Messages on Sideband	
7-18	Management Port Gateway Capabilities MPM Header Fields on Sideband	
7-19	Credit Return MPM Header Fields on Sideband	
7-20	Init Done MPM Header Fields on Sideband	
7-21	PM MPM Header Fields on Sideband	279
7-22	MPM Header Vendor-defined Management Port Gateway Message	200
	without Data on Sideband	۷۵۱

8-1	UCIe Management Transport Packet Fields	290
8-2	Traffic Class Characteristics	292
8-3	Management Protocol IDs	294
8-4	Management Protocol use of Access Control Mechanism	298
8-5	Asset Types	301
8-6	Asset Contexts	
8-7	Standard Security Asset Classes	301
8-8	UCIe-defined Management Capability IDs	
8-9	Management Capability Directory Fields	
8-10	Capability Pointer Fields	
8-11	Chiplet Capability Structure Fields	
8-12	Management Port Structure Fields	
8-13	Route Entry Fields	
8-14	Access Control Capability Structure Fields	
8-15	Read Access Control (RAC) Structure Field Description	
8-16	Write Access Control (WAC) Structure Field Description	
8-17	Security Clearance Group Capability Structure Fields	
8-18	Security Clearance Group Context Fields	
8-19	UCIe Memory Access Request Packet Fields	
8-20	UCIe Memory Access Response Packet Fields	
8-21	UCIe Memory Access Protocol Capability Structure Fields	320
8-22	MPM Opcodes on Mainband	
8-23	Supported MPM with Data Messages on Mainband	
8-24	Common Fields in MPM Header of all MPM with Data Messages	550
0 2 1	Common Fields in MPM Header of all MPM with Data Messages on Mainband	336
8-25	Encapsulated MTP on Mainband Fields	337
8-26	Vendor-defined Management Port Gateway Message	
0 20	with Data on Mainband Fields	338
8-27	Supported MPM without Data Messages on Mainband	338
	Common Fields in MPM Header of all MPM without Data Messages on Mainband	339
8-28	Common Fields in MPM Header of all MPM without Data Messages on Mainband  Management Port Gateway Capabilities MPM Header Fields on Mainband	
8-28 8-29	Management Port Gateway Capabilities MPM Header Fields on Mainband	339
8-28 8-29 8-30	Management Port Gateway Capabilities MPM Header Fields on Mainband	339 340
8-28 8-29	Management Port Gateway Capabilities MPM Header Fields on Mainband	339 340
8-28 8-29 8-30	Management Port Gateway Capabilities MPM Header Fields on Mainband	339 340 341
8-28 8-29 8-30 8-31	Management Port Gateway Capabilities MPM Header Fields on Mainband	339 340 341 371
8-28 8-29 8-30 8-31 8-32 8-33	Management Port Gateway Capabilities MPM Header Fields on Mainband	339 340 341 371 371
8-28 8-29 8-30 8-31 8-32 8-33 8-34	Management Port Gateway Capabilities MPM Header Fields on Mainband	339 340 341 371 371 372
8-28 8-29 8-30 8-31 8-32 8-33	Management Port Gateway Capabilities MPM Header Fields on Mainband	339 340 341 371 371 372 372
8-28 8-29 8-30 8-31 8-32 8-33 8-34 8-35	Management Port Gateway Capabilities MPM Header Fields on Mainband	339 340 341 371 372 372 372
8-28 8-29 8-30 8-31 8-32 8-33 8-34 8-35 8-36	Management Port Gateway Capabilities MPM Header Fields on Mainband	339 340 341 371 372 372 372 372
8-28 8-29 8-30 8-31 8-32 8-33 8-34 8-35 8-36 8-37	Management Port Gateway Capabilities MPM Header Fields on Mainband	339 340 341 371 372 372 372 372 372
8-28 8-29 8-30 8-31 8-32 8-33 8-34 8-35 8-36 8-37 8-38	Management Port Gateway Capabilities MPM Header Fields on Mainband Init Done MPM Header Fields on Mainband MPM Header Vendor-defined Management Port Gateway Message without Data on Mainband Version Capability ID, Ver Debug Capability Debug Control Debug Status DMH_Length_Low DMH_Length_High	339 340 341 371 372 372 372 372 372 373
8-28 8-29 8-30 8-31 8-32 8-33 8-34 8-35 8-36 8-37 8-38 8-39 8-40	Management Port Gateway Capabilities MPM Header Fields on Mainband Init Done MPM Header Fields on Mainband MPM Header Vendor-defined Management Port Gateway Message without Data on Mainband Version Capability ID, Ver Debug Capability Debug Control Debug Status DMH_Length_Low DMH_Length_High DMH Extended Capability Pointer Low DMH Extended Capability Pointer High	339 340 341 371 372 372 372 372 373 373
8-28 8-29 8-30 8-31 8-32 8-33 8-34 8-35 8-36 8-37 8-38 8-39	Management Port Gateway Capabilities MPM Header Fields on Mainband Init Done MPM Header Fields on Mainband MPM Header Vendor-defined Management Port Gateway Message without Data on Mainband Version Capability ID, Ver Debug Capability Debug Control Debug Status DMH_Length_Low DMH_Length_High DMH Extended Capability Pointer Low DMH Extended Capability Pointer High DMS_Starting_Low	339 340 341 371 372 372 372 372 373 373 373
8-28 8-29 8-30 8-31 8-32 8-33 8-34 8-35 8-36 8-37 8-38 8-39 8-40 8-41 8-42	Management Port Gateway Capabilities MPM Header Fields on Mainband Init Done MPM Header Fields on Mainband MPM Header Vendor-defined Management Port Gateway Message without Data on Mainband.  Version Capability ID, Ver Debug Capability Debug Control Debug Status DMH_Length_Low DMH_Length_High DMH Extended Capability Pointer Low DMH Extended Capability Pointer High DMS_Starting_Low DMS_Starting_High	339 340 341 371 372 372 372 373 373 373 373 373
8-28 8-29 8-30 8-31 8-32 8-33 8-34 8-35 8-36 8-37 8-38 8-39 8-40 8-41 8-42 8-43	Management Port Gateway Capabilities MPM Header Fields on Mainband Init Done MPM Header Fields on Mainband MPM Header Vendor-defined Management Port Gateway Message without Data on Mainband.  Version.  Capability ID, Ver.  Debug Capability.  Debug Control  Debug Status  DMH_Length_Low  DMH_Length_High  DMH Extended Capability Pointer Low  DMH Extended Capability Pointer High  DMS_Starting_Low  DMS_Starting_High  DMS_Next_Low Address	339 340 341 371 372 372 372 373 373 373 373 373
8-28 8-29 8-30 8-31 8-32 8-33 8-34 8-35 8-36 8-37 8-38 8-39 8-40 8-41 8-42 8-43 8-44	Management Port Gateway Capabilities MPM Header Fields on Mainband Init Done MPM Header Fields on Mainband MPM Header Vendor-defined Management Port Gateway Message without Data on Mainband Version Capability ID, Ver Debug Capability Debug Control Debug Status DMH_Length_Low DMH_Length_High DMH Extended Capability Pointer Low DMH Extended Capability Pointer High DMS_Starting_Low DMS_Starting_High DMS_Next_Low Address DMS_Next_High Address	339 340 341 371 372 372 372 373 373 373 373 374 374
8-28 8-29 8-30 8-31 8-32 8-33 8-34 8-35 8-36 8-37 8-38 8-39 8-40 8-41 8-42 8-43 8-44	Management Port Gateway Capabilities MPM Header Fields on Mainband Init Done MPM Header Fields on Mainband MPM Header Vendor-defined Management Port Gateway Message without Data on Mainband Version Capability ID, Ver Debug Capability Debug Control Debug Status DMH_Length_Low DMH_Length_High DMH Extended Capability Pointer Low DMH Extended Capability Pointer High DMS_Starting_Low DMS_Starting_High DMS_Next_Low Address DMS_Next_High Address Spoke Vendor ID	341 371 371 372 372 372 373 373 373 373 374 374 375
8-28 8-29 8-30 8-31 8-32 8-33 8-34 8-35 8-36 8-37 8-38 8-41 8-42 8-43 8-44 8-45 8-46	Management Port Gateway Capabilities MPM Header Fields on Mainband	339 340 341 371 372 372 372 373 373 373 374 375 375 375 375
8-28 8-29 8-30 8-31 8-32 8-33 8-34 8-35 8-36 8-37 8-38 8-41 8-42 8-43 8-44 8-45 8-46 8-47	Management Port Gateway Capabilities MPM Header Fields on Mainband Init Done MPM Header Fields on Mainband MPM Header Vendor-defined Management Port Gateway Message without Data on Mainband Version Capability ID, Ver Debug Capability Debug Control Debug Status DMH_Length_Low DMH_Length_High DMH Extended Capability Pointer Low DMH Extended Capability Pointer High DMS_Starting_Low DMS_Starting_High DMS_Next_Low Address DMS_Next_High Address Spoke Vendor ID Spoke Device ID DMS_Next_Low Address	339 340 341 371 372 372 372 373 373 374 374 375 375 376
8-28 8-29 8-30 8-31 8-32 8-33 8-34 8-35 8-36 8-37 8-38 8-40 8-41 8-42 8-43 8-44 8-45 8-46 8-47 8-48	Management Port Gateway Capabilities MPM Header Fields on Mainband Init Done MPM Header Fields on Mainband MPM Header Vendor-defined Management Port Gateway Message without Data on Mainband Version Capability ID, Ver Debug Capability Debug Control Debug Status DMH_Length_Low DMH_Length_High DMH Extended Capability Pointer Low DMH Extended Capability Pointer High DMS_Starting_Low DMS_Starting_High DMS_Next_Low Address DMS_Next_High Address Spoke Vendor ID Spoke Device ID DMS_Next_Low Address	339 340 341 371 372 372 372 373 373 373 374 375 375 376 376
8-28 8-29 8-30 8-31 8-32 8-33 8-34 8-35 8-36 8-37 8-38 8-40 8-41 8-42 8-43 8-44 8-45 8-46 8-47 8-48 8-49	Management Port Gateway Capabilities MPM Header Fields on Mainband Init Done MPM Header Fields on Mainband MPM Header Vendor-defined Management Port Gateway Message without Data on Mainband Version Capability ID, Ver Debug Capability Debug Control Debug Status DMH_Length_Low DMH_Length_High DMH Extended Capability Pointer Low DMH Extended Capability Pointer High DMS_Starting_Low DMS_Starting_Low DMS_Starting_High DMS_Next_Low Address DMS_Next_High Address Spoke Vendor ID Spoke Device ID DMS_Next_Low Address DMS_Next_Ligh Address DMS_Next_High Address Spoke Revision ID	339 340 341 371 372 372 372 373 373 373 374 375 376 376 376 376 376
8-28 8-29 8-30 8-31 8-32 8-33 8-34 8-35 8-36 8-37 8-38 8-40 8-41 8-42 8-43 8-44 8-45 8-46 8-47 8-48 8-49 8-50	Management Port Gateway Capabilities MPM Header Fields on Mainband Init Done MPM Header Fields on Mainband MPM Header Vendor-defined Management Port Gateway Message without Data on Mainband Version Capability ID, Ver Debug Capability Debug Control Debug Status DMH_Length_Low DMH_Length_High DMH Extended Capability Pointer Low DMH Extended Capability Pointer High DMS_Starting_Low DMS_Starting_Low DMS_Next_Low Address DMS_Next_High Address Spoke Vendor ID Spoke Device ID DMS_Next_Low Address DMS_Next_Low Address DMS_Next_High Address Spoke Revision ID DMS_Next_High Address Spoke Revision ID	339 340 341 371 372 372 372 373 373 373 374 375 376 376 376 376 376 376
8-28 8-29 8-30 8-31 8-32 8-33 8-34 8-35 8-36 8-37 8-38 8-40 8-41 8-42 8-43 8-44 8-45 8-46 8-47 8-48 8-49	Management Port Gateway Capabilities MPM Header Fields on Mainband Init Done MPM Header Fields on Mainband MPM Header Vendor-defined Management Port Gateway Message without Data on Mainband Version Capability ID, Ver Debug Capability Debug Control Debug Status DMH_Length_Low DMH_Length_High DMH Extended Capability Pointer Low DMH Extended Capability Pointer High DMS_Starting_Low DMS_Starting_Low DMS_Starting_High DMS_Next_Low Address DMS_Next_High Address Spoke Vendor ID Spoke Device ID DMS_Next_Low Address DMS_Next_Ligh Address DMS_Next_High Address Spoke Revision ID	339 340 341 371 372 372 372 373 373 373 375 376 376 376 377 377

8-53	Spoke Control	377
8-54	Spoke Status	
8-55	DMS Register Space Length Low	
8-56	DMS Register Space Length High	
8-57	DMS Extended Capability Pointer Low	
8-58	DMS Extended Capability Pointer High	378
8-59	Port ID	380
8-60	Adapter_Physical_Layer_Ptr_Low	
8-61	Adapter_Physical_Layer_Ptr_High	
8-62	Compliance_Test_Ptr_Low	
8-63	Compliance_Test_Ptr_High	
8-64	Impl_Spec_Adapter_Ptr_Low	
8-65	Impl_Spec_Adapter_Ptr_High	
8-66	Impl_Spec_Physical_Layer_Ptr_Low	
8-67	Impl_Spec_Physical_Layer_Ptr_High	
	Software view of Upstream and Downstream Device at UCIe interface	
9-1		
9-2	SW discovery of UCIe Links	
9-3		
9-4	Register Attributes	
9-5	UCIe Link DVSEC - PCI Express Extended Capability Header	
9-6	UCIe Link DVSEC - Designated Vendor Specific Header 1, 2	
9-7	UCIe Link DVSEC - Capability Descriptor	
9-8 9-9	UCIe Link DVSEC - UCIe Link Capability	
9-9 9-10	UCIe Link DVSEC - UCIe Link Control	
9-10	UCIe Link DVSEC - Ucie Link Status	
9-11	UCIe Link DVSEC - Error Notification Control	
9-12	UCIe Link DVSEC - Register Locator 0, 1, 2, 3 Low	
9-14	UCIe Link DVSEC - Register Locator 0, 1, 2, 3 High	
9-15	UCIe Link DVSEC - Sideband Mailbox Index Low	
9-16	UCIe Link DVSEC - Sideband Mailbox Index Low	
9-17	UCIe Link DVSEC - Sideband Mailbox Index High	
9-18	UCIe Link DVSEC - Sideband Mailbox Data High	
9-19	UCIe Link DVSEC - Sideband Mailbox Control	
9-20	UCIe Link DVSEC - Sideband Mailbox Status	
9-21	UCIe Link DVSEC - Requester ID	
9-22	UCIe Link DVSEC - Associated Port Numbers	
9-23	UISRB DVSEC - PCI Express Extended Capability Header	
9-24	UISRB DVSEC - Designated Vendor Specific Header 1, 2	
9-25	UISRB DVSEC - UISRB Base Address	
9-26	D2D/PHY Register Block - UCIe Register Block Header (Offset 0h)	411
9-27	Uncorrectable Error Status Register	411
9-28	Uncorrectable Error Mask Register	
9-29	Uncorrectable Error Severity Register	
9-30	Correctable Error Status Register	
9-31	Correctable Error Mask Register	
9-32	Header Log 1 Register	
9-33	Header Log 2 Register	
9-34	Error and Link Testing Control Register	
9-35	Runtime Link Testing Parity Log 0 Register	
9-36	Runtime Link Testing Parity Log 1 Register	
9-37	Runtime Link Testing Parity Log 2 Register	
9-38	Runtime Link Testing Parity Log 3 Register	
9-39	Advertised Adapter Capability Log Register	

9-40	Finalized Adapter Capability Log Register	
9-41	Advertised CXL Capability Log Register	419
9-42	Finalized CXL Capability Log Register	
9-43	Advertised Multi-Protocol Capability Log Register	
9-44	Finalized Multi-Protocol Capability Log Register	
9-45	Advertised CXL Capability Log Register for Stack 1	
9-46	Finalized CXL Capability Log Register for Stack 1	
9-47	Physical Layer Capability Register	
9-48	Physical Layer Control Register	
9-49	Physical Layer Status Register	
9-50	Phy Init and Debug Register	
9-51	Training Setup 1 Register	
9-52	Training Setup 2 Register	
9-53		
	Training Setup 3 Register	
9-54	Training Setup 4 Register	
9-55	Current Lane Map Module 0 Register	
9-56	Current Lane Map Module 1 Register	
9-57	Current Lane Map Module 2 Register	
9-58	Current Lane Map Module 3 Register	
9-59	Error Log 0 Register	
9-60	Error Log 1 Register	
9-61	Runtime Link Test Control	
9-62	Runtime Link Test Status Register	
9-63	Mainband Data Repair Register	
9-64	Clock, Track, Valid and Sideband Repair Register	
9-65	UHM DVSEC - Designated Vendor Specific Header 1, 2 (Offsets 04h and 08h)	
9-66	UHM Status	435
9-67	EML_Lnx_Mody	435
9-68	EMR_Lnx_Mody	435
9-69	UCIe Register Block Header (Offset 0h)	437
9-70	D2D Adapter Test/Compliance Register Block Offset (Offset 10h)	
9-71	PHY Test/Compliance Register Block Offset (Offset 14h)	
9-72	Adapter Compliance Control (Offset 20h from D2DOFF)	
9-73	Flit Tx Injection Control (Offset 28h from D2DOFF)	
9-74	Adapter Test Status	
9-75	Link State Injection Control Stack 0	
9-76	Link State Injection Control Stack 1	442
9-77	Retry Injection Control	
9-78	Physical Layer Compliance Control 1	
9-79	Physical Layer Compliance Control 2	
9-79	Physical Layer Compliance Status 1	
9-81	Physical Layer Compliance Status 2	
9-82	Physical Layer Compliance Status 3	
9-83	UEDT Header	
9-84	UCIe Link Structure (UCLS)	
10-1	RDI signal list	453
10-2	RDI Config interface extensions for Management Transport	458
10-3	FDI signal list	
10-4	Requests Considered in Each State by Lower Layer	
	• • • • • • • • • • • • • • • • • • • •	
A-1	CXL Registers for UCIe devices	
A-2	PCIe Registers for UCIe devices	512
B-1	AIB 2.0 Datapath mapping for Advanced Package	515
B-2	AIB 1.0 Datapath mapping for Advanced Package	