

wit_chuangxin@yahoo.com.cn

2012.07.14 am.10:15 Lab 303

培训内容:


Qsys 和 Nios II Eclipse 的使用

Debug

开发平台:

Quartus II 12.0 (Qsys) DE2_70

首先, 新建工程



New Project Wizard

Directory, Name, Top-Level Entity [page 1 of 5]


What is the working directory for this project?
F:/Hello_NiosII

What is the name of this project?
Hello_Nios

What is the name of the top-level design entity for this project? This name is case sensitive and must exactly match the entity name in the design file.
Hello_Nios

Use Existing Project Settings...

< Back Next > Finish Cancel Help



New Project Wizard

Family & Device Settings [page 3 of 5]

Select the family and device you want to target for compilation.

Device family
Family: Cyclone II
Devices: All

Target device
☐ Auto device selected by the Filter
☒ Specific device selected in 'Available devices' list
☐ Other: n/a

Show in 'Available devices' list
Package: FBGA
Pin count: 896
Speed grade: 6
Name filter:
☒ Show advanced devices ☐ HardCopy compatible only


Available devices:

Name	Core Voltage	LEs	User I/Os	Memory Bits	Embedded multiplier 9-bit elements
EP2C70F896C6	1.2V	68416	622	1152000	300



Companion device
HardCopy:
☐ Limit DSP & RAM to HardCopy device resources



< Back Next > Finish Cancel Help



工程新建完成后，启动 Qsys



启动之后界面如下：







重命名完成之后，需要设置时钟（注意：复位的设置现在先不设置，之后会用全局的复位网络进行快速连接）

Qsys

File Edit System View Tools Help

Component Library

Project: sys

Library: New component... Embedded Processors Hard Processor System Peripherals Debug and Performance System ID Peripheral Verification Debug & Performance Trace System

System Contents

Use	Connections	Name	Description	Export	Clock	Base
<input checked="" type="checkbox"/>		clk_50	Clock Source			
		clk_in	Clock Input	clk	clk_50	
		clk_in_reset	Reset Input	reset		
		clk	Clock Output			
		clk_reset	Reset Output			
<input checked="" type="checkbox"/>		cpu	Nios II Processor			
		clk	Clock Input	Click to export		
		reset_n	Reset Input	Click to export	clk_50	
		data_master	Avalon Memory Mapped Master	Click to export	[clk]	
		instruction_master	Avalon Memory Mapped Master	Click to export	[clk]	
		jtag_debug_module_re...	Reset Output	Click to export	[clk]	
		jtag_debug_module	Avalon Memory Mapped Slave	Click to export	[clk]	
		custom_instruction_m...	Custom Instruction Master	Click to export	[clk]	
<input checked="" type="checkbox"/>		onchip_memory	On-Chip Memory (RAM or ROM)			
		clk1	Clock Input	Click to export	unconnected	
		s1	Avalon Memory Mapped Slave			
		reset1	Reset Input			
<input checked="" type="checkbox"/>		jtag_uart	JTAG UART			
		clk	Clock Input	Click to export		
		reset	Reset Input			
		avalon_jtag_slave	Avalon Memory Mapped Slave			
<input checked="" type="checkbox"/>		sysid	System ID Peripheral			
		clk	Clock Input	Click to export		
		reset	Reset Input			
		control_slave	Avalon Memory Mapped Slave			

Messages

12 Errors

Description	Path
"Reset vector memory" (resetSlave) out of range	System.cpu
"Exception vector memory" (exceptionSlave) out of range	System.cpu
Reset slave is not specified. Please select the reset slave	System.cpu
Exception slave is not specified. Please select the exception slave	System.cpu

12 Errors, 4 Warnings

选中 CPU 的 clk, 在 clock 栏有一个下拉按钮, 选择 clk_50

Qsys

File Edit System View Tools Help

Component Library

Project: sys

Library: New component... Embedded Processors Hard Processor System Peripherals Debug and Performance System ID Peripheral Verification Debug & Performance Trace System

System Contents

Use	Connections	Name	Description	Export	Clock	Base
<input checked="" type="checkbox"/>		clk_50	Clock Source			
		clk_in	Clock Input	clk	clk_50	
		clk_in_reset	Reset Input	reset		
		clk	Clock Output			
		clk_reset	Reset Output			
<input checked="" type="checkbox"/>		cpu	Nios II Processor			
		clk	Clock Input	Click to export	clk_50	
		reset_n	Reset Input	Click to export	[clk]	
		data_master	Avalon Memory Mapped Master	Click to export	[clk]	
		instruction_master	Avalon Memory Mapped Master	Click to export	[clk]	
		jtag_debug_module_re...	Reset Output	Click to export	[clk]	
		jtag_debug_module	Avalon Memory Mapped Slave	Click to export	[clk]	
		custom_instruction_m...	Custom Instruction Master	Click to export	[clk]	
<input checked="" type="checkbox"/>		onchip_memory	On-Chip Memory (RAM or ROM)			
		clk1	Clock Input	Click to export	unconnected	
		s1	Avalon Memory Mapped Slave	Click to export	[clk1]	
<input checked="" type="checkbox"/>		jtag_uart	JTAG UART			
		clk	Clock Input	Click to export	unconnected	
		reset	Reset Input	Click to export	[clk]	
		avalon_jtag_slave	Avalon Memory Mapped Slave	Click to export	unconnected	
<input checked="" type="checkbox"/>		sysid	System ID Peripheral			
		clk	Clock Input	Click to export	unconnected	
		reset	Reset Input	Click to export	[clk]	
		control_slave	Avalon Memory Mapped Slave	Click to export	unconnected	

Messages

11 Errors

Description	Path
"Reset vector memory" (resetSlave) out of range	System.cpu
"Exception vector memory" (exceptionSlave) out of range	System.cpu
Reset slave is not specified. Please select the reset slave	System.cpu
Exception slave is not specified. Please select the exception slave	System.cpu

11 Errors, 4 Warnings

可以看到 CPU 的 clk 与系统时钟 clk_50 连上了, 其他元件也如此设置

Qsys

File Edit System View Tools Help

Component Library

Project: sys

Library: Embedded Processors, Hard Processor System, Peripherals, Debug and Performance, System ID Peripheral, Verification, Debug & Performance, Trace System

System Contents

Use	Connections	Name	Description	Export	Clock	Base
<input checked="" type="checkbox"/>		clk_50	Clock Source	clk		
		clk_in	Clock Input			
		clk_in_reset	Reset Input			
		clk	Clock Output		clk_50	
		clk_reset	Reset Output			
<input checked="" type="checkbox"/>		cpu	Nios II Processor			
		clk	Clock Input		clk_50	
		reset_n	Reset Input			
		data_master	Avalon Memory Mapped Master			IRQ 0
		instruction_master	Avalon Memory Mapped Master			
		itag_debug_module_reset	Reset Output			
		itag_debug_module	Avalon Memory Mapped Slave			0x00000800
		custom_instruction_master	Avalon Memory Mapped Master			
<input checked="" type="checkbox"/>		onchip_memory				
		clk1	Clock Input		clk_50	
		s1	Reset Input			
		reset1	Reset Input			
<input checked="" type="checkbox"/>		itag_uart				
		clk	Clock Input		clk_50	
		reset	Reset Input			
		avalon_itag_slave	Avalon Memory Mapped Slave			
<input checked="" type="checkbox"/>		sysid	System ID Peripheral			
		clk	Clock Input		clk_50	
		reset	Reset Input			
		control_slave	Avalon Memory Mapped Slave			

如上方方式将所有元件的 clk 与系统时钟 clk_50 相连

Messages

Description	Path
Reset slave is not specified. Please select the reset slave	System.cpu
Exception slave is not specified. Please select the exception slave	System.cpu
cpu.reset_n must be connected to a reset source	System.cpu
onchip_memory.reset1 must be connected to a reset source	System.onchip_memory
itag_uart.reset must be connected to a reset source	System.itag_uart

8 Errors, 4 Warnings

System Contents

Use	Connections	Name	Description	Export	Clock	Base	End	IRQ
<input checked="" type="checkbox"/>		clk_50	Clock Source	clk				
		clk_in	Clock Input					
		clk_in_reset	Reset Input					
		clk	Clock Output		clk_50			
		clk_reset	Reset Output					
<input checked="" type="checkbox"/>		cpu	Nios II Processor					
		clk	Clock Input		clk_50			
		reset_n	Reset Input					
		data_master	Avalon Memory Mapped Master				IRQ 0	IRQ 31
		instruction_master	Avalon Memory Mapped Master					
		itag_debug_module_reset	Reset Output					
		itag_debug_module	Avalon Memory Mapped Slave			0x00000800	0x00000fff	
		custom_instruction_master	Avalon Memory Mapped Master					
<input checked="" type="checkbox"/>		onchip_memory						
		clk1	Clock Input					
		s1	Reset Input					
		reset1	Reset Input			0x00000000	0x00009fff	
<input checked="" type="checkbox"/>		cpu_custom_instruction_master	IAQ UART					
		clk	Clock Input					
		reset	Reset Input					
		avalon_itag_slave	Avalon Memory Mapped Slave					
<input checked="" type="checkbox"/>		sysid	System ID Peripheral					
		clk	Clock Input					
		reset	Reset Input					
		control_slave	Avalon Memory Mapped Slave					

将 onchip_memory 的总线与 CPU 的数据和地址总线相连

System Contents	Address Map	Clock Settings	Project Settings	Instance Parameters	System Inspector	HDL Example	Generation		
Use	Connections	Name	Description	Export	Clock	Base	End	IRQ	
<input checked="" type="checkbox"/>		clk_50	Clock Source						
		clk_in	Clock Input	clk					
		clk_in_reset	Reset Input	reset					
		clk	Clock Output	Click to export	clk_50				
		clk_reset	Reset Output	Click to export					
<input checked="" type="checkbox"/>		cpu	Nios II Processor						
		clk	Clock Input	Click to export	clk_50				
		reset_n	Reset Input	Click to export					
		data_master	Avalon Memory Mapped Master	Click to export	[clk]		IRQ 0	IRQ 31	
		instruction_master	Avalon Memory Mapped Master	Click to export	[clk]				
	flag_debug_module_reset	Reset Output	Click to export	[clk]					
	flag_debug_module	Avalon Memory Mapped Slave	Click to export	[clk]					
	custom_instruction_master	Custom Instruction Master	Click to export	[clk]		0x00000000	0x00000fff		
<input checked="" type="checkbox"/>	onchip_memory	On-Chip Memory (RAM or ROM)							
	clk1	Clock Input	Click to export	clk_50					
	s1	Avalon	Click to export	[clk1]		0x00000000	0x00003fff		
	reset1	Reset	Click to export	[clk1]					
<input checked="" type="checkbox"/>	jtag_uart	JTAG							
	clk	Clock Input	Click to export	clk_50					
	reset	Reset	Click to export	[clk]					
	avalon_jtag_slave	Avalon JTAG Slave	Click to export	[clk]		0x00000000	0x00000007		
<input checked="" type="checkbox"/>	sysid	System ID							
	clk	Clock Input	Click to export	clk_50					
	reset	Reset	Click to export	[clk]					
	control_slave	Avalon Control Slave	Click to export	[clk]		0x00000000	0x00000007		

将 JTAG UART 的
总线与 CPU 的数
据总线相连

将 JTAG UART 的
总线与 CPU 的数
据总线相连

设置复位和异常的位置

Reset 和 Exception
都选择 onchip_mem

通过这里将所有元件
的复位都连接在一起

自动分配基地址

Component Library | System Contents | Address Map | Clock Settings | Project Settings | Instance Parameters | System Inspector | HDL Example | Generation

sys

Project: New component...

Library: Embedded Processors, Hard Processor System, Peripherals, System ID Peripheral, Verification, Debug & Performance, Trace System

Use	Connections	Name	Description	Export	Clock	Base	End	IRQ
<input checked="" type="checkbox"/>		clk_50	Clock Source	clk	clk_50			
<input checked="" type="checkbox"/>		clk_in	Clock Input	clk	clk_50			
<input checked="" type="checkbox"/>		clk_in_reset	Reset Input	clk	clk_50			
<input checked="" type="checkbox"/>		clk_reset	Reset Output	clk	clk_50			
<input checked="" type="checkbox"/>		cpu	Nios II Processor	clk	clk_50			
<input checked="" type="checkbox"/>		reset_n	Reset Input	clk	clk_50			
<input checked="" type="checkbox"/>		data_master	Avalon Memory Mapped Master	clk	clk_50			
<input checked="" type="checkbox"/>		instruction_master	Avalon Memory Mapped Master	clk	clk_50			
<input checked="" type="checkbox"/>		jtag_debug_module_reset	Reset Output	clk	clk_50			
<input checked="" type="checkbox"/>		jtag_debug_module	Avalon Memory Mapped Slave	clk	clk_50			
<input checked="" type="checkbox"/>		custom_instruction_master	Custom Instruction Master	clk	clk_50			
<input checked="" type="checkbox"/>		onchip_memory	On-Chip Memory (RAM or ROM)	clk	clk_50			
<input checked="" type="checkbox"/>		s1	Avalon Memory Mapped Slave	clk	clk_50			
<input checked="" type="checkbox"/>		reset1	Reset Input	clk	clk_50			
<input checked="" type="checkbox"/>		jtag_uart	JTAG UART	clk	clk_50			
<input checked="" type="checkbox"/>		reset	Reset Input	clk	clk_50			
<input checked="" type="checkbox"/>		avalon_jtag_slave	Avalon Memory Mapped Slave	clk	clk_50			
<input checked="" type="checkbox"/>		sysid	System ID Peripheral	clk	clk_50			
<input checked="" type="checkbox"/>		clk	Clock Input	clk	clk_50			
<input checked="" type="checkbox"/>		reset	Reset Input	clk	clk_50			
<input checked="" type="checkbox"/>		control_slave	Avalon Memory Mapped Slave	clk	clk_50			

Messages

1 Warning

Interrupt sender jtag_uart.irq is not connected to an interrupt receiver

System.jtag_uart

Qsys

File Edit System View Tools Help

Component Library | System Contents | Address Map | Clock Settings | Project Settings | Instance Parameters | System Inspector | HDL Example | Generation

sys

Project: New component...

Library: Embedded Processors, Hard Processor System, Peripherals, System ID Peripheral, Verification, Debug & Performance, Trace System

Use	Connections	Name	Description	Export	Clock	Base	End	IRQ	Tags	Opcode?
<input checked="" type="checkbox"/>		clk_50	Clock Source	clk	clk_50					
<input checked="" type="checkbox"/>		clk_in	Clock Input	clk	clk_50					
<input checked="" type="checkbox"/>		clk_in_reset	Reset Input	clk	clk_50					
<input checked="" type="checkbox"/>		clk_reset	Reset Output	clk	clk_50					
<input checked="" type="checkbox"/>		cpu	Nios II Processor	clk	clk_50					
<input checked="" type="checkbox"/>		reset_n	Reset Input	clk	clk_50					
<input checked="" type="checkbox"/>		data_master	Avalon Memory Mapped Master	clk	clk_50					
<input checked="" type="checkbox"/>		instruction_master	Avalon Memory Mapped Master	clk	clk_50					
<input checked="" type="checkbox"/>		jtag_debug_module_reset	Reset Output	clk	clk_50					
<input checked="" type="checkbox"/>		jtag_debug_module	Avalon Memory Mapped Slave	clk	clk_50					
<input checked="" type="checkbox"/>		custom_instruction_master	Custom Instruction Master	clk	clk_50					
<input checked="" type="checkbox"/>		onchip_memory	On-Chip Memory (RAM or ROM)	clk	clk_50					
<input checked="" type="checkbox"/>		s1	Avalon Memory Mapped Slave	clk	clk_50					
<input checked="" type="checkbox"/>		reset1	Reset Input	clk	clk_50					
<input checked="" type="checkbox"/>		jtag_uart	JTAG UART	clk	clk_50					
<input checked="" type="checkbox"/>		reset	Reset Input	clk	clk_50					
<input checked="" type="checkbox"/>		avalon_jtag_slave	Avalon Memory Mapped Slave	clk	clk_50					
<input checked="" type="checkbox"/>		sysid	System ID Peripheral	clk	clk_50					
<input checked="" type="checkbox"/>		clk	Clock Input	clk	clk_50					
<input checked="" type="checkbox"/>		reset	Reset Input	clk	clk_50					
<input checked="" type="checkbox"/>		control_slave	Avalon Memory Mapped Slave	clk	clk_50					

Messages

3 Info Messages

Memory will be initialized from onchip_memory.hex

System ID will no longer be automatically assigned.




Time stamp will be automatically updated when this component is generated.



System.onchip_memory

System.sysid


System.sysid

将 JTAG UART 中断连上 CPU








Nios CPU 定制完成后，需要在 Quartus II 的顶层模块中例化，首先回到 Quartus 中新建顶层 Verilog 文件，然后对 CPU 进行例化：





如果此时进行编译的话，会有错误：


Error (12006): Node instance "u0" instantiates undefined entity "NIOS_CPU"

因为之前定制的 CPU 还没有被加入到 Quartus 的工程中，需要我们手动添加：









分配管脚




至此，我们就完成了硬件部分设置，先完全编译，查看 RTL：




接下来要在 Nios II Eclipse 进行软件设计了，打开 Nios II 开发环境




新建 NIOS 工程:









选择之前 Qsys 产生的 .sopcinfo 文件


为新的 NIOS 工程命名








编译工程：



编译完成并无误后，先将硬件下载至 FPGA 中：



在 NIOS 中进行硬件连接的设置

