wit_chuangxin@yahoo.com.cn

2012.07.14 am.10:15 Lab 303

培训内容:


Qsys 和 Nios II Eclipse 的使用


Debug

开发平台:


Quartus II 12.0 (Qsys) DE2_70

首先,新建工程








工程新建完成后,启动 Qsys




启动之后界面如下:














添加好的 CPU 其 clk, reset_n 都没有连接,当把所有的 component 添加好之后再一 起设置
















重命名完成之后,需要设置时钟(注意:复位的设置现在先不设置,之后会用全局的复位网络进行快速连接)























Nios CPU 定制完成后,需要在 Quartus II 的项层模块中例化,首先回到 Quartus 中新建项层 Verilog 文件,然后对 CPU 进行例化:


```
module Hello_Nios(clk,reset_n);
 3
       input |clk;
 4
       input reset_n;
   NIOS_CPU u0 (
 8
           .clk_clk
                       (clk),
                                  // clk.clk
 9
           .reset_reset_n (reset_n)
                                  // reset.reset_n
10
        );
11
     endmodule
12
```


如果此时进行编译的话,会有错误:


Error (12006): Node instance "u0" instantiates undefined entity "NIOS_CPU"

因为之前定制的 CPU 还没有被加入到 Quartus 的工程中,需要我们手动添加:











分配管脚


```
🥞 Hello_Nios. qsf - 记事本
                                                                                            文件(P) 编辑(E) 格式(Q) 查看(Y) 帮助(H)
set qlobal assignment -name MAX CORE JUNCTION TEMP 85
                                                                                                 •
set_global_assignment -name DEVICE_FILTER_PACKAGE FBGA
set_global_assignment -name DEVICE_FILTER_PIN_COUNT 896
set_global_assignment -name DEVICE_FILTER_SPEED_GRADE 6
set_global_assignment -name ERROR_CHECK_FREQUENCY_DIVISOR 1
set_instance_assignment -name PARTITION_HIERARCHY root_partition -to | -section_id
Top
set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -section_id Top
set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING
-section id Top
set_global_assignment -name PARTITION_COLOR 16764057 -section_id Top
set_global_assignment -name QIP_FILE NIOS_CPU/synthesis/NIOS_CPU.qip
set_global_assignment -name VERILOG_FILE Hello_Nios.v
set_global_assignment -name USE_CONFIGURATION_DEVICE ON
set_global_assignment -name RESERUE_ALL_UNUSED_PINS "AS INPUT TRI-STATED"
set location assignment PIN AD15 -to clk
set_location_assignment PIN_T29 -to reset_n
```


至此,我们就完成了硬件部分设置,先完全编译,查看 RTL:




接下来要在 Nios II Eclipse 进行软件设计了, 打开 Nios II 开发环境














新建 NIOS 工程:















编译工程:



编译完成并无误后, 先将硬件下载至 FPGA 中:



在 NIOS 中进行硬件连接的设置

