ARMv8 - 64-bit Architecture

First look at the arm64 architecture and assembly language

Assembly Language and Architecture

- Assembly-language programs consist of instructions that manipulate processor hardware elements
 - Goal of manipulations: implement high-level-language program behaviors
- Processor designs determine what instructions are available
- Understanding assembly language requires understanding the processor architecture

Computer Organization

- Programmer's View
- •Fundamental components:
 - CPU
 - Memory
 - I/O ("everything else")
- Possible connection schemes:
 - Single Controller (right)
 - Direct Memory Access (DMA) (below)



CPU


Memory

Memory Organization

- The memory subsystem is a 1-dimensional array of storage locations
 - Each location has a unique address (or "array index")
 - Each location is made up of m bits $(m \ge 1)$
 - Location's contents is any one of 2^m bit patterns
- Memory can hold:
 - Programs: bit patterns represent instructions
 - Data: bit patterns represent numbers, characters, etc.
- Volatile contents: R/W memory, or RAM
 - DRAM is common for main memory
- Nonvolatile (unchangeable): Read-Only, or ROM
 - PROM, EEPROM, Flash erasable/reprogrammable ROM


How a program occupies memory

· When a program runs it occupies a block of RAM




Your program's memory block

 The block is divided into instructions, data, and stack segments, each in part of the memory




Dividing up the program memory

- Each function, including main(), has its own unchanging portion of the instruction memory
 - Any global variables occupy memory similar to instruction memory.
- Function-local variables exist in the stack only while the function is executing



the Central Processing Unit


- a.k.a. CPU or Processor
 - (or microprocessor)
- Reads program instructions
- Accesses program data
- Performs numerical and logical operations
- von Neumann model
 - basis for most modern computers





John von Neumann's IAS Processor



- Developed at the Institute for Advanced Studies, Princeton, NJ
- Single, shared memory for program instructions and data











Multi-core Processors

- · Each CPU is a "core"
- One chip holds 2, 4, 8, ... cores
- Cores share memory
- Cores may have local L1 cache, may share L2 and L3 cache
- A CPU with a GPU is a form of heterogeneous multicore processor









The ARM Architectural Models

- Aarch32 (armhf, armel)
 - Original models, optional floating-point
 - Provides 32-bit registers and instructions
- •T32 (Thumb2)
 - 16-bit instructions expand to 32 bits on use
 - Compatible with Aarch32
- Aarch64 (arm64)
 - 64-bit registers, some new instructions
 - Floating-point, SIMD hardware standard
 - Context switch between Aarch64, Aarch32

Aarch64 General-Purpose Register Set • r0 - r7 r1 r2 r3 r4 r5 r6 r7 r8 r9 r10 - Arguments, return values X4 X5 Syscall number • r8 / Return pointer - Syscall number / Х8 Returned-struct pointer Register names W11 W12 r11 r12 X11 • r9 - r15 X12 X13 X14 W13 W14 r13 r14 X-names - Temporary W15 r15 r16 - 64-bit versions X16 r16 - r18 r17 r18 W-names W18 - Intra-procedure/platform r19 r20 r21 r22 r23 r24 r25 - Lower 32 bits X20 X21 X22 W20 - Avoid using these W22 r19 - r28 X23 X24 W24 - Callee preserves these X25 Frame pointer X26 X27 r26 r27 W26 r29, r30 Link register r28 r29 X28 - Frame, link registers: Zero register X30 W30 r30 - Don't use for general purpose Wzr / stack pointer ← 32 bits → 64 bits —

Aarch64 Special Registers

Zero Register Program Counter Stack Pointer

Saved Program Status register

Exception Link register

XZR	WZR		
PC			
SP	WSP		
SPSR_EL1 / SPSR_EL2 / SPSR_EL3			
	ELR_EL1 / ELR_EL2 / ELR_EL3		

- Zero Register
 - reads always return 0
 - writes are always discarded
- PC
 - no explicit access
- SP, SPSR, EL registers:
 - Separate set for each Exception level EL0 - EL 3
- SPSR
 - includes NZCV condition-code flags
- EL
 - holds exception return address
- Some instructions treat ZR or SP as "r31"

Aarch64 VFP/SIMD (NEON) Register Set

- V0 V7
 - Arguments, return values
- · V8 V15
 - Callee-saved (lower 64 bits only)
- · V16 V31
 - Spare temporary registers
 - » Not in Aarch32
- D0 D31
 - Double-precision registers
 - » D0 D15 also in Aarch32
- S0 S31
 - Single-precision registers
 - » S0 S15 also in Aarch32

V3	D3	S3
V4	D4	S4
V5	D5	S5
V6	D6	S6
V7	D7	S7
V8	D8	S8
V9	D9	S9
V10	D10	S10
V11	D11	S11
V12	D12	S12
V13	D13	S13
V14	D14	S14
V15	D15	S15
V16	D16	S16
V17	D17	S17
V18	D18	S18
V19	D19	S19
V20	D20	S20
V21	D21	S21
V22	D22	S22
V23	D23	S23
V24	D24	S24
V25	D25	S25
V26 V27	D26 D27	S26 S27
V27 V28	D27	S27 S28
V28 V29	D28	S28 S29
V30	D29	S30
V30	D30	S30 S31

Exception Levels

- ARMv8 security model
- "Userland" operates at Level 0 (L0)
 - Least privilege
 - Library Functions
- Operating system operates at L1
 - System calls
- Virtualization runs at L2
- Hardware has highest privilege level, L3

