
DIC HW2

312510190 張家瑋

Exercise 2-1: 1-bit Full Adder standard cell



Α	В	С	C _{out}	S
0	0	0	0	0
0	0	1	0	1
0	1	0	0	1
0	1	1	1	0
1	0	0	0	1
1	0	1	1	0
1	1	0	1	0
1	1	1	1	1

Implement 1-bit FA by XOR and MAJ gates in the cell library, 實作結果如下:

```
41 x_xor1 a_in b_in VDD GND ab_in XOR2x2_ASAP7_75t_R
42 x_xor2 ab_in c_in VDD GND s_o XOR2x2_ASAP7_75t_R
43 x_maj a_in b_in c_in VDD GND c_o MAJx2_ASAP7_75t_R
44
```

測出結果如下圖:

```
*****

.title ex2_1

****** transient analysis tnom= 25.000 temp= 25.000 *****

pwr= 5.3878u from= 0. to= 80.0000n

tphl_cout= 39.9992p targ= 2.0718n trig= 2.0318n

tr_sout= 43.9107p targ= 2.0757n trig= 2.0318n

***** job concluded

*****

.title ex2_1

****** job statistics summary tnom= 25.000 temp= 25.000 ******
```

power	Delay = tphl_cout	
5.3878 uW	39.9992 ps	

Exercise 2-2: Different logic family of 1-bit Full Adders

CMOS:

```
.title diff logicfamily 1bit fa
***** transient analysis tnom= 25.000 temp= 25.000 *****
average_power_cmos= 14.1882u from= 0.
                                                 to= 640.0000n
average power cpl= 8.3654u from=
                                                 to= 640.0000n
average power dcvs= 5.1702u from=
                                  0.
                                                 to= 640.0000n
tphl_cout_cmos= 71.7991p targ= 5.2445n trig=
                                                 5.1727n
tr_sout_cmos= 49.7442p targ= 5.2224n
                                        trig=
                                               5.1727n
tphl cout cpl= 187.4632p targ= 5.3601n
                                       trig=
                                                5.1727n
tr_sout_cpl= 74.7973p targ= 5.2475n trig=
                                              5.1727n
tphl_cout_dcvs= 841.1834p targ= 6.0138n
                                                 5.1727n
                                         trig=
tr_sout_dcvs= 2.0202n targ= 7.1929n
                                        trig=
                                               5.1727n
        ***** job concluded
*****
.title diff logicfamily 1bit fa
```

```
****** Circuit Statistics *****
                    29 # elements
                                          58
# nodes
                    0 # capacitors =
                                           2 # inductors
                                                                   0
 resistors
# mutual_inds =
                    0 # vccs
                                           0 # vcvs
                                                                   0
                                 =
                                           0 # volt_srcs
# cccs
                    0 # ccvs
                                    =
                                                                   4
                   0 # diodes
0 # mosfets
# curr_srcs
                                           0 # bjts
                                                                   0
                                    52 # U elements =
 jfets =
T elements =
                                                                   0
                    0 # W elements =
                                          0 # B elements =
                                                                   0
                   0 # P elements =
# S elements =
                                           9 # va device
                 0 # N elements =
# vector_srcs =
                                           0
```

CPL_type:

```
.title diff_logicfamily_1bit_fa
***** transient analysis tnom= 25.000 temp= 25.000 *****
                                          0.
average_power_cmos= 14.1882u from=
                                                          to= 640.0000n
average_power_cpl= 8.3654u from= average_power_dcvs= 5.1702u from=
                                                         to= 640.0000n
                                         0.
                                        0.
                                                          to= 640.0000n
tphl_cout_cmos= 71.7991p targ= 5.2445n
                                                trig=
                                                         5.1727n
tr_sout_cmos= 49.7442p targ= 5.2224n trig= 5.1727n tphl_cout_cpl= 187.4632p targ= 5.3601n trig= 5.1727n
                                                        5.1727n
tr sout cpl= 74.7973p targ= 5.2475n
                                             trig= 5.1727n
tphl cout dcvs= 841.1834p targ= 6.0138n
                                                trig= 5.1727n
tr sout dcvs = 2.0202n targ = 7.1929n
                                              trig=
                                                       5.1727n
         **** job concluded
.title diff_logicfamily_1bit_fa
```

```
0 # volt_srcs
                        0 # ccvs
# cccs
                                                0 # bjts
44 # J elements
# curr srcs
                        0 # diodes
                                                                            0
#
  jfets
                        0 # mosfets
                                                                            0
                                                 0 # B elements
                        0 # W elements =
  T elements
                                                                            0
                                                                  =
                                                 <del>0 # </del>va device
# S elements =
                        0 # P elements =
                                                                            0
                       0 # N elements =
# vector_srcs =
```

DCVS-type:

```
.title diff_logicfamily_1bit_fa
***** transient analysis tnom= 25.000 temp= 25.000 ******
average_power_cpl= 14.1882u from= 0.
average_power_cpl= 8.3654u from= 0.
                                                    to= 640.0000n
                                                   to= 640.0000n
average_power_dcvs= 5.1702u from= 0.
                                                    to= 640.0000n
tphl_cout_cmos= 71.7991p targ= 5.2445n
                                                   5.1727n
                                          trig=
tr_sout_cmos= 49.7442p targ= 5.2224n trig= 5.1727n
tphl cout cpl= 187.4632p targ= 5.3601n trig= 5.1727n
tr_sout_cpl= 74.7973p targ= 5.2475n trig= 5.1727n
tphl_cout_dcvs= 841.1834p targ= 6.0138n trig= 5.1727n
tr sout dcvs= 2.0202n targ= 7.1929n
                                         trig=
                                                 5.1727n
        **** job concluded
*****
.title diff_logicfamily_1bit_fa
```

```
***** Circuit Statistics *****
                                           56
# nodes
            =
                   30 # elements
                    0 # capacitors =
# resistors
                                            2 # inductors
                                                                   0
             =
# mutual_inds =
                    0 # vccs =
                                            0 # vcvs
                                                                   0
                                                           =
                                            0 # volt_srcs
# cccs
                                                                   4
                    0 # ccvs
                                    =
           =
                                                           =
# curr_srcs
# jfets
                                            0 # bjts
                    0 # diodes =
                                                                   0
                                                           =
# jfets = = # T elements =
                                           50 # U elements =
                    0 # mosfets
                                                                   0
                   0 # W elements =
                                            0 # B elements =
                                                                   0
# S elements =
                    0 # P elements =
                                            û # va device
# vector_srcs =
                    0 # N elements =
                                            0
```

	power	Performance	Area
		(delay)	(transistor count)
CMOS	14.1882 uW	74.7991 ps	52
CPL-type	8.3654 uW	187.4632 ps	44
DCVS-type	5.1702 uW	841.1834 ps	50

Exercise 2-3: Design a 4 - Bit Adder

Timing Report:

```
Point
                                                                                                    Incr
                                                                                                                              Path
input external delay
A[1] (in)
A2/A (Adder_1bit_2)
A2/U1/Y (INVx3_ASAP7_75t_R)
A2/U4/Y (NAND2x1p5_ASAP7_75t_R)
A2/U5/Y (NAND2xp5_ASAP7_75t_R)
A2/U5/Y (NAND2xp5_ASAP7_75t_R)
A2/U10/Y (AND2x2_ASAP7_75t_R)
A2/U2/Y (NOR2x1p5_ASAP7_75t_R)
A2/Cout (Adder_1bit_1)
A3/U2/Y (NOR2x1p5_ASAP7_75t_R)
A3/U1/Y (NOR2x1p5_ASAP7_75t_R)
A3/U1/Y (NOR2x1p5_ASAP7_75t_R)
A3/Cout (Adder_1bit_1)
A4/Cin (Adder_1bit_0)
A4/U1/Y (NOR2xp37_ASAP7_75t_R)
A4/U3/Y (NOR2xp37_ASAP7_75t_R)
A4/Cout (Adder_1bit_0)
Output[4] (out)
data arrival time
  input external delay
                                                                                                   0.00
                                                                                                                              0.00 r
                                                                                                   0.00
0.00
                                                                                                                             0.00
0.00
                                                                                                   3.37
                                                                                                                              3.37
                                                                                                   5.83
                                                                                                                             9.20
                                                                                                                            17.45
                                                                                                   8.25
                                                                                                                           37.52
                                                                                                 20.06
                                                                                                                           51.61
                                                                                                 14.09
                                                                                                   0.00
                                                                                                                           51.61
                                                                                                                           51.61
                                                                                                   0.00
                                                                                                 11.60
                                                                                                                           63.21
                                                                                                 11.37
                                                                                                                           74.57
                                                                                                   0.00
                                                                                                                           74.57
                                                                                                                           74.57
83.57
                                                                                                   0.00
                                                                                                   8.99
                                                                                                   6.22
                                                                                                                           89.79 r
89.79 r
                                                                                                                           89.79
                                                                                                   0.00
 data arrival time
 max_delay
                                                                                                 90.00
                                                                                                                           90.00
 output external delay
                                                                                                   0.00
                                                                                                                           90.00
                                                                                                                           90.00
 data required time
 data required time
                                                                                                                           90.00
 data arrival time
                                                                                                                         -89.79
 slack (MET)
                                                                                                                             0.21
```

Critical Path: A[0]至 Output[4]

```
NAND2x1p5_ASAP7_75t_R U21 ( .A(A[0]), .B(B[0]), .Y(n15) );

NOR2xp33_ASAP7_75t_R U22 ( .A(n8), .B(n15), .Y(n16) );


NOR3xp33_ASAP7_75t_R U17 ( .A(n16), .B(n9), .C(n17), .Y(n10) );

NOR2xp67_ASAP7_75t_R U13 ( .A(n11), .B(n10), .Y(n21) );


MAJIxp5_ASAP7_75t_R U25 ( .A(n21), .B(A[3]), .C(B[3]), .Y(n12) );

INVxp33_ASAP7_75t_R U26 ( .A(n12), .Y(Output[4]) );
```

Pattern:



Exercise 2-4: CMOS Logics for 4-Bit Adder



```
***** transient analysis thom= 25.000 temp= 25.000 ******
avg_power_nand= 17.3089u from= 0. to= 6.0000n
worst_case_delay= 107.8989p targ= 3.1079n trig= 3.0000n
```

Power	17.3089 uW	
worst delay	107.8989 ps	

Radix

1 1 1 1 1

1 1 1 1 1 1 1 1

```
A[3] A[2] A[1] A[0] B[3] B[2] B[1] B[0]
Vname
ΙΟ
Tunit ns
Period 0.2
Trise
      0.00
Tfall
       0.00
Tdelay 1
Vih
       0.7
Vi l
       0.0
0 0 0 0 0 0 0 0
0 0 0 0 0 0 0
0 0 0 0 0 0 0 0
                             由 2-2 的結果得知 Worst delay case
0 0 0 0 0 0 0 0
0 0 0 0 1 1 1 1
\begin{smallmatrix}0&0&0&0&1\\0&0&0&0&1\end{smallmatrix} Worst delay case
                             為 A[0]至 Output[4];
00001111
                             當 B[3:0]為{1,1,1,1}時,假如 A[0]由
000111
0 \ 0 \ 0
0 0 0 1 1 1 1 1
                             0 變為 1, Output[4]則會由 0 變為
0 0 0 1 lWorst power case
  1 1 1 1 1 1
```

1,此即為 Worst delay case