Digital IC Design


Exercise 2 Supplement

Professor Po-Tsang Huang

International College of Semiconductor Technology National Yang Ming Chiao Tung University



Construct a 4-bit Adder by verilog




- In this exercise, TA will provide a RTL code of 4-bit adder.
- Verify the behavior.
 - Write a Testbnech to check.(or used the Testbench provided by TA)

Verify in Behavior level:

Command: *irun TESTBED_Adder_4bit.v -define RTL - debug -notimingchecks* -loadpli1 debpli:novas_pli_boot

Synthesis



Convert to SPICE Netlist

