

## HW4 Report

Simulation results demonstrate the predicted output for the provided input data:

```

ALL RIGHTS RESERVED
the time: 10 ns, controller ready to receive data, layer: 0, type: 0
the time: 1505310 ns, controller ready to receive data, layer: 1, type: 0
the time: 1737650 ns, controller ready to receive data, layer: 1, type: 1
the time: 1738310 ns, controller ready to receive data, layer: 2, type: 0
the time: 4810330 ns, controller ready to receive data, layer: 2, type: 1
the time: 4812270 ns, controller ready to receive data, layer: 3, type: 0
the time: 11447810 ns, controller ready to receive data, layer: 3, type: 1
the time: 11451670 ns, controller ready to receive data, layer: 4, type: 0
the time: 20299050 ns, controller ready to receive data, layer: 4, type: 1
the time: 20301630 ns, controller ready to receive data, layer: 5, type: 0
the time: 26199890 ns, controller ready to receive data, layer: 5, type: 1
the time: 26202470 ns, controller ready to receive data, layer: 6, type: 0
the time: 403689850 ns, controller ready to receive data, layer: 6, type: 1
the time: 403730830 ns, controller ready to receive data, layer: 7, type: 0
the time: 571503010 ns, controller ready to receive data, layer: 7, type: 1
the time: 571543990 ns, controller ready to receive data, layer: 8, type: 0
the time: 612504010 ns, controller ready to receive data, layer: 8, type: 1
Time: 612514100 ns, core receive tail, the flit number is:61251398
core check_packet finish
core compute finish
core transmit header, source:0, dest: 4
=====
| idx | value | class name |
=====
| 285 | 19.9741 | Egyptian cat |
| 281 | 16.3325 | tabby |
| 282 | 15.9074 | tiger cat |
| 287 | 15.0163 | lynx |
| 728 | 14.3206 | plastic bag |
=====
core send finish
18:31 mlchip004@ee22[~/hw4]$

```

**How do you design the router and NI? What routing algorithm do you use?**

**What is the depth of the buffer? Do you use virtual channels?**

I use the same communication protocol in both router and network interface, which is data\_valid, data\_ready signal in AXI-4:

```

18
19 // to router0
20 sc_out < sc_lv<34> > flit_tx;
21 sc_out < bool > valid_tx;
22 sc_in < bool > ready_tx;
23
24 // from router0
25 sc_in < sc_lv<34> > flit_rx;
26 sc_in < bool > valid_rx;
27 sc_out < bool > ready_rx;
28

```

And in the controller, I make a decision that once the controller receive header from ROM, it can be transmit to the next hop at second cycle:

```

53
54 void receive_from_ROM_transmit_to_router(){
55     //layer_id.write(cnt_layer);
56     //layer_id_type.write(cnt_type);
57     layer_id_valid.write(0);
58
59     if(data_valid.read()){
60         //cout<<"the time: "<<sc_time_stamp()<<"controller receive data"<<data.read()<<endl;
61         sc_lv<34> flit_out;
62         sc_dt::scfx_ieee_float tx_temp(data.read());
63
64         sc_lv<32> flit_out_sc_lv = convert_to_sc_lv(tx_temp);
65         flit_out.range(31, 0) = flit_out_sc_lv;
66         flit_out.range(33, 32) = "00";
67         flit_tx.write(flit_out);
68         //cout<<"tx_cnt"<<tx_cnt<<" "<<"flit_out:"<<flit_out<<endl;
69         valid_tx.write(true);
70     }
71     else{
72         //cout<<"the time: "<<sc_time_stamp()<<" test"<<endl;
73         ready_to_receive ^= 1;
74         valid_tx.write(false);
75     }
76 }

```

In the router, I use XY-routing algorithm in this homework, each router has a input buffer size of 8, and I found that virtual channel is no need in this case:

```

93 void xy_routing(){
141
142     //1: East output channel
143     // xy routing
144     if (out_busy[1] == 0) {
145         bool found_flit = false;
146         // Iterate over all input buffers
147         for (int i = 0; i < 5; i++) {
148             // output selection
149             if (buffer_empty[i] == 0) {
150                 sc_lv<34> flit = flit_buffer[i][r_addr_buf[i].range(2,0)];
151                 int xy_route_direct = int((sc_uint<4>)(sc_lv<4>)flit.range(27,24)) % 4;
152                 bool is_head_flit = flit[33] == 1;
153                 if (xy_route_direct > Router_ID%4 && is_head_flit) {
154                     channel_select[1] = i;
155                     out_valid_tmp[1] = 1;
156                     found_flit = true;
157                     break; // found the flit
158                 }
159             }
160         }
161     }
162 }

```

### implementation approach:

at core.h, I divide module into two parts: handle\_receive and handle transmit function. And if input from router is finished, neuron computing task start

```

52 // Main process
53 void run() {
54     if (rst.read() == 1) {
55         initialize();
56     } else {
57         handle_receive();
58         if(input_finish){
59             conv1();
60             input_finish = false;
61         }
62         handle_transmit();
63     }
64 }

```

For transmission protocol, I use valid and ready flag in AXI-4 protocol to be decide whether the signal can be deliver or not

```

12 sc_in<sc_lv<34>> flit_rx; // Input channel
13 sc_in<bool> valid_rx; // Input channel valid signal
14 sc_out<bool> ready_rx; // Input channel ready signal
15
16 sc_out<sc_lv<34>> flit_tx; // Output channel
17 sc_out<bool> valid_tx; // Output channel valid signal
18 sc_in<bool> ready_tx; // Output channel ready signal
19

```

At controller.h, the controller manages different states using counters and flags (cnt\_layer, cnt\_type, ready\_to\_receive, tx\_cnt) to track the current layer, data type, and readiness to receive or transmit data.

```

88 if(ready_to_receive){
89     cout<<"the time: "<<sc_time_stamp()<<" ", controller ready to receive data, layer: "<<cnt
90     layer_id.write(cnt_layer);
91     layer_id_type.write(cnt_type);
92     layer_id_valid.write(1);
93     if(cnt_layer == 0){
94         cnt_layer++;
95     }
96     else if(cnt_type==0){
97         cnt_type=1;
98     }
99     else{
100         cnt_type=0;
101         cnt_layer++;
102         if(cnt_layer == 9){
103             layer_id_valid.write(0);
104             ready_to_receive = 0;
105         }
106     }
107 }

```

The receive\_from\_ROM\_transmit\_to\_router() method handles both receiving data from the ROM and transmitting it to the router, ensuring smooth data flow. The receive\_from\_router0() method handles the reception of flits from the router and processes them accordingly:

```

53 void receive_from_ROM_transmit_to_router(){
54     //layer_id.write(cnt_layer);
55     //layer_id_type.write(cnt_type);
56     layer_id_valid.write(0);
57
58     if(data_valid.read()){
59         //cout<<"the time: "<<sc_time_stamp()<< "controller receive data"<<data.read()<<endl;
60         sc_lv<34> flit_out;
61         sc_dt::scfx_ieee_float tx_temp(data.read());
62
63         sc_lv<32> flit_out_sc_lv = convert_to_sc_lv(tx_temp);
64         flit_out.range(31, 0) = flit_out_sc_lv;
65         flit_out.range(33, 32) = "00";
66         flit_tx.write(flit_out);
67         //cout<<"tx_cnt"<<tx_cnt<<"", "<<"flit_out:"<<flit_out<<endl;
68         valid_tx.write(true);
69     }

```

For Routing and Channel Selection, channel\_select[5]: Keeps track of the selected channel for each output. out\_busy[5], out\_valid\_tmp[5]: Status flags to manage output channels.

```

111
112 // Output selection for the local output channel
113 if (out_busy[0] == 0) {
114     bool found_flit = false;
115     // Iterate over all input buffers
116     for (int i = 0; i < 5; i++) {
117         // output selection
118         if (buffer_empty[i] == 0) {
119             sc_lv<34> flit = flit_buffer[i][r_addr_buf[i].range(2,0)];
120             int flit_router_id = int((sc_uint<4>)(sc_lv<4>)flit.range(27,24));
121             bool is_head_flit = flit[33] == 1;
122
123             if (flit_router_id == Router_ID && is_head_flit) {
124                 channel_select[0] = i;
125                 out_valid_tmp[0] = 1;
126                 found_flit = true;
127                 break;// found the flit
128             }
129         }
130     }
131     // If no valid flit found, set the output to invalid
132     if (!found_flit) {
133         channel_select[0] = 5;
134         out_valid_tmp[0] = 0;
135     }
136 } else {
137     // Output channel is busy, retain current buffer selection
138     channel_select[0] = channel_select[0];
139     out_valid_tmp[0] = 1;
140 }

```

### challenges faced:

challenge faced in this task is the communication between controller and core. Since the input buffer size is limited, it's may occur state of buffer full, so dealing with the packet transmitting is a problem. And controller receive from ROM need a two cycle gap, so I use XOR operation to make the data receive successfully.

```

59     if(data_valid.read()){
60         //cout<<"the time: "<<sc_time_stamp()<< "controller receive data"<<data.read()<<endl;
61         sc_lv<34> flit_out;
62         sc_dt::scfx_ieee_float tx_temp(data.read());
63
64         sc_lv<32> flit_out_sc_lv = convert_to_sc_lv(tx_temp);
65         flit_out.range(31, 0) = flit_out_sc_lv;
66         flit_out.range(33, 32) = "00";
67         flit_tx.write(flit_out);
68         tx_cnt++;
69         //cout<<"tx_cnt"<<tx_cnt<<"", "<<"flit_out:"<<flit_out<<endl;
70         valid_tx.write(true);
71     }
72     else{
73         //cout<<"the time: "<<sc_time_stamp()<< " test"<<endl;
74         ready_to_receive ^= 1;
75         valid_tx.write(false);
76     }
77

```

### other observations or insights gained:

implement a Controller module that manages the communication between a ROM and a router in an NoC system, ensuring proper data flow and processing. The goal of this homework include data conversion, get neurons into PEs, state management, data reception and transmission, and result processing. The result shows efficient and reliable data transfer and processing within the NoC system.