## **HW2 Report**

Simulation results demonstrate the predicted output for the provided input data:

```
ALL KIUNIS KESEKVED
Time is 0 s, sc signal reads cat.txt
Time is 0 s, sc_buffer reads conv1_weight.txt
Time is 0 s, sc_fifo reads conv1_bias.txt
    idx
              value
                               class name
    285
              19.9741
                               Egyptian cat
              16.3325
    281
                               tabby
              15.9074
                               tiger cat
    282
    287
              15.0163
                               lynx
    728
              14.3206
                               plastic bag
Info: /OSCI/SystemC: Simulation stopped by user.
15:17 mlchip004@ee21[~/hw2]$ make
g++ -I . -I /RAID2/COURSE/mlchip/mlchipTA01/systemc-2.3.3/include
COURSE/mlchip/mlchipTA01/systemc-2.3.3/lib-linux64
./run
        SystemC 2.3.3-Accellera --- Mar 2 2024 23:27:20
        Copyright (c) 1996-2018 by all Contributors,
        ALL RIGHTS RESERVED
Time is 0 s, sc signal reads dog.txt
Time is 0 s, sc buffer reads conv1 weight.txt
Time is 0 s, sc fifo reads conv1_bias.txt
    idx
              value
              15.407
    207
                               golden retriever
    220
              14.8607
                               Sussex spaniel
    163
              14.6819
                               bloodhound
                               otterhound
    175
              14.5163
    219
              14.3564
                               cocker spaniel
Info: /OSCI/SystemC: Simulation stopped by user.
15:17 mlchip004@ee21[~/hw2]$
```

## implementation approach:

I divide alexnet module into four submodules, using channel sc\_signal, sc\_fifo, sc\_buffer to connect submodules

```
SC_MODULE(alexnet2){
54
55
        float input[3][224][224];
        float weight 1st[3][11][11];
57
        float output 1st[64][27][27];
58
        float weight_2st[64][5][5];
59
        float output 2st[192][13][13];
        float weight_3st[192][3][3];
61
        float output 3st[384][13][13];
62
        float weight_4st[384][3][3];
63
        float output_4st[256][13][13];
64
        float weight_5st[256][3][3];
65
        float output 5st[256][6][6];
        float fc 6st[4096];
66
67
        float fc 7st[4096];
68
        float fc 8st[1000];
        sc_port<sc_signal_in_if<string> > str_1;
69
        sc_port<sc_signal_in_if<string> > str_2;
70
        sc port<sc fifo in if<string> > str 3;
71
72
        sc_out <float> output_final[1000];
73
```

The functionality of each submodule is transmit file address string successively:

```
14 v SC MODULE(alexnet1){
        sc_port<sc_signal_out_if<string> > str;
15
        string str1 = "dog.txt";
16
        void readtxt1(){
17 ~
            //send the file name to the next module
18
19
            str->write(str1);
            //wait(1, SC_NS);
20
21
22 🗸
        SC_CTOR(alexnet1){
23
            SC METHOD(readtxt1);
24
25
    };
```

To compile main.cpp of each channels, I write two header file to compile the whole design, the goal of sc\_signal is passing address of image file, where sc\_fifp is passing address of weight file, and sc\_buffer is passing address of bias file:

```
1  //sc_fifo.cpp
2  #include <systemc.h>
3  #include <fstream>
4  #include <iostream>
5  #include <iomanip>
6  #include <string>
7

8  using namespace std;
9  SC_MODULE(alexnet4){
10    sc_port<sc_fifo_out_if<string> > str;
11    string str1 = "conv1_bias.txt";
12    void readtxt3();
13
14    SC_CTOR(alexnet4){
15    SC_METHOD(readtxt3);
16    }
17  };
```

```
1  //sc_buffer.cpp
2  #include <systemc.h>
3  #include <fstream>
4  #include <iostream>
5  #include <iomanip>
6  #include <string>
7

8  using namespace std;
9  SC_MODULE(alexnet3){
10    sc_port<sc_signal_out_if<string> > str;
11    string str1 = "conv1_weight.txt";
12    void readtxt2();
13
14    SC_CTOR(alexnet3){
15    SC_METHOD(readtxt2);
16    }
17 };
```

## challenges faced:

I tried to pass matrix with size of 256\*6\*6 by sc\_signal, but came out a core dump issue.

According to the stack storage limitation in sc\_core, it's hard to pass large matrix through submodules, which cause "core dump" issue:

Instead, I pass file address using channels, which is more proper and also usable:

```
14 v SC_MODULE(alexnet1){
        sc_port<sc_signal_out_if<string> > str;
15
        string str1 = "dog.txt";
16
        void readtxt1(){
17 🗸
            //send the file name to the next module
18
            str->write(str1);
19
20
             //wait(1, SC_NS);
21
22 ~
        SC_CTOR(alexnet1){
            SC_METHOD(readtxt1);
23
24
        }
25
    };
```

## other observations or insights gained:

The concepts of channels and interfaces in SystemC play a crucial role in facilitating communication between different modules or components of a system. This separation of interface and implementation allows for clear abstraction and encapsulation of functionality, enabling modular design and reusability.

The use of ports, interfaces, and channels facilitates hierarchical design in SystemC, where complex systems are built by composing simpler modules. Modules communicate with each other through well-defined interfaces, promoting modularity, scalability, and maintainability of the overall system.

```
sc signal<string> conv1 txt;
777
         sc buffer<string> conv2 txt;
778
779
         sc_fifo<string> conv3_txt;
780
781
         // Instantiate the modules
         alexnet1 module1("module1");
782
         alexnet2 module2("module2");
783
784
         alexnet3 module3("module3");
         alexnet4 module4("module4");
785
786
787
         Reset m_Reset( "m_Reset", 10 );
788
         Clock m_clock( "m_clock", 5, 40 );
789
         Monitor m_Monitor( "m_Monitor" );
790
791
         m Reset( reset );
792
         m_clock( clock );
         m Monitor.rst( reset );
793
794
795
         module1.str(conv1_txt);
         module2.str 1(conv1 txt);
796
797
         module3.str(conv2_txt);
798
         module2.str_2(conv2_txt);
799
         module4.str(conv3 txt);
         module2.str 3(conv3 txt);
800
```