## **HW4 Report**

Simulation results demonstrate the predicted output for the provided input data:

```
ALL RIGHTS RESERVED
the time: 10 ns, controller ready to receive data, layer: 0, type: 0 the time: 1505310 ns, controller ready to receive data, layer: 1, type: 0
the time: 1737650 ns, controller ready to receive data, layer: 1,
the time: 1738310 ns, controller ready to receive data, layer: 2, type: 0
the time: 4810330 ns, controller ready to receive data, layer: 2, type: 1 the time: 4812270 ns, controller ready to receive data, layer: 3, type: 0 the time: 11447810 ns, controller ready to receive data, layer: 3, type: 1
the time: 11451670 ns, controller ready to receive data, layer: 4, type: 0
the time: 20299050 ns, controller ready to receive data, layer: 4, type: the time: 20301630 ns, controller ready to receive data, layer: 5, type: the time: 26199890 ns, controller ready to receive data, layer: 5, type:
the time: 26202470 ns, controller ready to receive data, layer: 6, type: 0
the time: 403689850 ns, controller ready to receive data, layer: 6, type: 1
the time: 403730830 ns, controller ready to receive data, layer: 7, type: the time: 571503010 ns, controller ready to receive data, layer: 7, type:
the time: 571543990 ns, controller ready to receive data, layer: 8, type: 0
the time: 612504010 ns, controller ready to receive data, layer: 8, type: 1
Time: 612514100 ns, core receive tail, the flit number is:61251398 core check_packet finish
core compute finish
core transmit header, source:0, dest: 4
      285
                    19.9741
                                            Egyptian cat
                    16.3325
      281
                                            tabby
      282
                    15.9074
                                             tiger
                                                     cat
      287
                    15.0163
                                            lynx
      728
                    14.3206
                                            plastic bag
 core send finish
18:31 mlchip004@ee22[~/hw4]$
```

How do you design the router and NI? What routing algorithm do you use? What is the depth of the buffer? Do you use virtual channels?

I use the same communication protocol in both router and network interface, which is data\_valid, data\_ready signal in AXI-4:

```
// to router0
county
// to router0
county
county
// to router0
county
coun
```

And in the controller, I make a decision that once the controller receive header from ROM, it can be transmit to the next hop at second cycle:

In the router, I use XY-routing algorithm in this homework, each router has a input buffer size of 8, and I found that virtual channel is no need in this case:

## implementation approach:

at core.h, I divide module into two parts: handle\_receive and handle transmit function. And if input from router is finished, neuron computing task start

For transmission protocol, I use valid and ready flag in AXI-4 protocol to be decide whether the signal can be deliver or not

```
sc_in<sc_lv<34>> flit_rx; // Input channel
sc_in<bool> valid_rx; // Input channel valid signal
sc_out<bool> ready_rx; // Input channel ready signal

sc_out<sc_lv<34>> flit_tx; // Output channel
sc_out<bool> valid_tx; // Output channel valid signal
sc_in<bool> ready_tx; // Output channel ready signal

// Output channel ready signal
```

At controller.h, the controller manages different states using counters and flags (cnt\_layer, cnt\_type, ready\_to\_receive, tx\_cnt) to track the current layer, data type, and readiness to receive or transmit data.

```
if(ready_to_receive){
    cout<<"the time: "<<sc_time_stamp()<< ", controller ready to receive data, layer: "<<cnt
layer_id.write(cnt_layer);
layer_id_type.write(cnt_type);
layer_id_valid.write(1);
if(cnt_layer == 0){
    cnt_layer++;
}
else if(cnt_type==0){
    cnt_type=1;
}
else{
    cnt_type=0;
    cnt_layer++;
if(cnt_layer == 9){
    layer_id_valid.write(0);
    ready_to_receive = 0;
}
</pre>
```

The receive\_from\_ROM\_transmit\_to\_router() method handles both receiving data from the ROM and transmitting it to the router, ensuring smooth data flow. The receive\_from\_router0() method handles the reception of flits from the router and processes them accordingly:

```
void receive_from_ROM_transmit_to_router(){

//layer_id.write(cnt_layer);
//layer_id_type.write(cnt_type);
layer_id_valid.write(0);

if(data_valid.read()){
    //cout<<"the time: "<<sc_time_stamp()<< "controller receive data"<<data.read()<<endl;
sc_lv<34> flit_out;
sc_dt::scfx_ieee_float tx_temp(data.read());

sc_lv<32> flit_out_sc_lv = convert_to_sc_lv(tx_temp);
flit_out.range(31, 0) = flit_out_sc_lv;
flit_out.range(33, 32) = "00";
flit_tout.range(33, 32) = "00";
//cout<<"tx_cnt"<<tr>//cout<<"tx_cnt"<<tr/>//cout<<"tx_cnt"<<tr/>//cout<<"tx_cnt"<<tr/>//creat
/*Cout<</pre>
/*Cout<</pre>
**Cout<**
**C
```

For Routing and Channel Selection, channel\_select[5]: Keeps track of the selected channel for each output. out\_busy[5], out\_valid\_tmp[5]: Status flags to manage output channels.

```
if (out_busy[0] == 0) {
   bool found_flit = false;
   for (int i = 0; i < 5; i++) {
       if (buffer_empty[i] == 0) {
           sc_lv<34> flit = flit_buffer[i][r_addr_buf[i].range(2,0)];
           int flit_router_id = int((sc_uint<4>)(sc_lv<4>)flit.range(27,24));
           bool is_head_flit = flit[33] == 1;
           if (flit_router_id == Router_ID && is_head_flit) {
               channel_select[0] = i;
               out_valid_tmp[0] = 1;
               found_flit = true;
   // If no valid flit found, set the output to invalid
   if (!found_flit) {
      channel_select[0] = 5;
       out_valid_tmp[0] = 0;
} else {
   channel_select[0] = channel_select[0];
   out_valid_tmp[0] = 1;
```

## challenges faced:

challenge faced in this task is the communication between controller and core. Since the input buffer size is limited, it's may occur state of buffer full, so dealing with the packet transmitting is a problem. And controller receive from ROM need a two cycle gap, so I use XOR operation to make the data receive successfully.

```
if(data_valid.read()){
    //cout<<"the time: "<<sc_time_stamp()<< "controller receive data"<<data.read()<<endl;
    sc_lv<34> flit_out;
    sc_dt::scfx_ieee_float tx_temp(data.read());

sc_lv<32> flit_out_sc_lv = convert_to_sc_lv(tx_temp);
    flit_out.range(31, 0) = flit_out_sc_lv;
    flit_out.range(33, 32) = "00";
    flit_tx.write(flit_out);
    tx_cnt++;
    //cout<<"tx_cnt"<<tx_cnt<<", "<<"flit_out:"<<flit_out<<endl;
    valid_tx.write(true);
}
else{
    //cout<<"the time: "<<sc_time_stamp()<< " test"<<endl;
    ready_to_receive ^= 1;
    valid_tx.write(false);
}
</pre>
```

## other observations or insights gained:

implement a Controller module that manages the communication between a ROM and a router in an NoC system, ensuring proper data flow and processing. The goal of this homework include data conversion, get neurons into PEs, state management, data reception and transmission, and result processing. The result shows efficient and reliable data transfer and processing within the NoC system.