Name:		
Honor Pledge: I am adhering to the Ho	onor Code while taking this test.	
Signature:	Date:	
25 points total.		

1. The trustees of Karnaugh University (Alice, Bob, Carol, and David) are voting on whether they should bother to vote in the presidential election. They build a digital circuit to help them decide.

If at least three trustees vote 1, they will vote in the presidential election.

If Alice and Bob vote 0 while Carol and David vote 1, or if Alice and Bob vote 1 while Carol and David vote 0, they are frozen in indecision and will not vote in the presidential election.

In all other cases, the trustees don't care how their circuit responds (though they will follow its output regardless).

A. Complete this truth table, where 1 as an output represents the decision to vote. X as an output represents "don't care."

Α	В	С	D	VOTE
0	0	0	0	
0	0	0	1	
0	0	1	0	
0	0	1	1	
0	1	0	0	
0	1	0	1	
0	1	1	0	
0	1	1	1	
1	0	0	0	
1	0	0	1	
1	0	1	0	
1	0	1	1	
1	1	0	0	
1	1	0	1	
1	1	1	0	
1	1	1	1	

B. Write out a K map equivalent to the truth table.

C. W	Vrite out any lo	ogic equation tha	t implements the t	truth table.	You may use as	many gates as you	ı like.
D. V	Vrite out the ci	rcuit diagram eq	uivalent to the log	ic equation.			
		,	Š	•			
г м	/rito out an agg	uivalant lagis agg	votion that require	as at most th	aron gatos (A N	IOT "bubble" et en	
outp com	out does not co mercially avail	unt as a separate	e gate because NO T "bubble" at an i	R gates and	NAND gates are		
, esp	onises to c una	z ma, se identi.	.ca.i				
F. D	esign an equiv	alent circuit usin	g only NAND gates	s. Your resp	onses to D and I	F may be identical.	

- 2. Edward, Carlisle, Esme, Alice, Emmett, Rosalie, and Jasper are voting on whether to turn Bella into a vampire. Edward votes NO. Emmett votes the same way as Alice, and Jasper votes the same way as Rosalie.
- A. Complete this truth table, where 1 as an input represents a YES vote, and 1 as an output represents that a majority of the seven vampires voted YES.

Carlisle	Esme	Alice	Rosalie	Vampire
0	0	0	0	
0	0	0	1	
0	0	1	0	
0	0	1	1	
0	1	0	0	
0	1	0	1	
0	1	1	0	
0	1	1	1	
1	0	0	0	
1	0	0	1	
1	0	1	0	
1	0	1	1	
1	1	0	0	
1	1	0	1	
1	1	1	0	
1	1	1	1	

B. Write out a K map equivalent to the truth table.

C. Write out an equivalent logic equation that requires at most four gates.

D. Draw the circuit diagram equivalent to your response to part C.
E. (Seven points.) Write a Verilog module that computes a sum and uses an <b>if</b> statement to determine whether Bella is turned into a vampire. There should be four input variables: Carlisle, Esme, Alice, and Rosalie.

3. Consider the following module:
module main( input [7:0] sw, output [3:0] sum, output carry, output reg overflow
); assign {carry,sum} = sw[7:4] + sw[3:0]; always@(*) if (sum[3]==1&sw[7]==0&sw[3]==0 sum[3]==0&sw[7]==1&sw[3]==1) overflow=1; else overflow=0;
A. Explain in words what this module does. Specifically, why is sum only four bits, while the input is 8 bits?
B. (Three points.) Determine sum (as a four bit number), carry, and overflow if the input is 01101011.
C. (Three points.) Determine sum (as a four bit number), carry, and overflow if the input is 01100011.
D. Suppose the always block is deleted, and overflow is changed from type reg to type wire. Write an

assign statement that assigns the correct value to overflow.