

VHDL calculator project BEL3

Generated by Doxygen 1.8.13



# Contents



# Chapter 1

## Design Unit Index

### 1.1 Design Unit List

Here is a list of all design unit members with links to the Entities they belong to:

entity <a href="#">io_ctrl</a>		
IO Control Unit Testbench Entity	. . . . .	??
architecture <a href="#">rtl</a>		
IO Control Unit Architecture	. . . . .	??
architecture <a href="#">sim</a>		
IO Control Unit Testbench Architecture	. . . . .	??



## Chapter 2

# File Index

### 2.1 File List

Here is a list of all documented files with brief descriptions:

<a href="#">tb/tb_io_ctrl_.vhd</a>	IO Control Unit Testbench Entity . . . . .	??
<a href="#">tb/tb_io_ctrl_cfg.vhd</a>	IO Control Unit Testbench Configuration . . . . .	??
<a href="#">tb/tb_io_ctrl_sim.vhd</a>	IO Control Unit Testbench Architecture . . . . .	??
<a href="#">vhdl/io_ctrl_.vhd</a>	IO Control Unit Entity . . . . .	??
<a href="#">vhdl/io_ctrl_cfg.vhd</a>	IO Control Unit Configuration . . . . .	??
<a href="#">vhdl/io_ctrl_rtl.vhd</a>	IO Control Unit Architecture . . . . .	??





## Chapter 3

# Class Documentation

### 3.1 io\_ctrl Entity Reference

IO Control Unit Testbench Entity.

#### Entities

- [rtl](#) architecture  
*IO Control Unit Architecture.*
- [sim](#) architecture  
*IO Control Unit Testbench Architecture.*

#### Libraries

- [IEEE](#)

#### Use Clauses

- [std\\_logic\\_1164](#)

#### Ports

- [clk\\_i](#) in [std\\_logic](#)
- [reset\\_i](#) in [std\\_logic](#)
- [dig0\\_i](#) in [std\\_logic\\_vector](#)( [7](#) downto [0](#) )
- [dig1\\_i](#) in [std\\_logic\\_vector](#)( [7](#) downto [0](#) )
- [dig2\\_i](#) in [std\\_logic\\_vector](#)( [7](#) downto [0](#) )
- [dig3\\_i](#) in [std\\_logic\\_vector](#)( [7](#) downto [0](#) )
- [led\\_i](#) in [std\\_logic\\_vector](#)( [15](#) downto [0](#) )
- [sw\\_i](#) in [std\\_logic\\_vector](#)( [15](#) downto [0](#) )
- [pb\\_i](#) in [std\\_logic\\_vector](#)( [15](#) downto [0](#) )
- [ss\\_o](#) out [std\\_logic\\_vector](#)( [7](#) downto [0](#) )
- [ss\\_sel\\_o](#) out [std\\_logic\\_vector](#)( [3](#) downto [0](#) )
- [swsync\\_o](#) out [std\\_logic\\_vector](#)( [15](#) downto [0](#) )
- [pbsync\\_o](#) out [std\\_logic\\_vector](#)( [3](#) downto [0](#) )

### 3.1.1 Detailed Description

IO Control Unit Testbench Entity.

IO Control Unit Entity.

The IO Control unit part of the calculator project.

The documentation for this class was generated from the following files:

- [tb/tb\\_io\\_ctrl\\_.vhd](#)
- [vhdl/io\\_ctrl\\_.vhd](#)

## 3.2 rtl Architecture Reference

IO Control Unit Architecture.

### Processes

- [p\\_slowen](#)( [clk\\_i](#) , [reset\\_i](#) )  
*IO Control Unit Architecture.*
- [p\\_debounce](#)( [clk\\_i](#) , [reset\\_i](#) )  
*IO Control Unit Architecture.*
- [p\\_display\\_ctrl](#)( [clk\\_i](#) , [reset\\_i](#) )  
*IO Control Unit Architecture.*

### Libraries

- [IEEE](#)

### Use Clauses

- [std\\_logic\\_1164](#)
- [std\\_logic\\_arith](#)

### Constants

- [C\\_ENCOUNTV](#) [std\\_logic\\_vector](#)( [16](#) downto [0](#) ) := "11000011010100000"

### Signals

- [s\\_enctr](#) [std\\_logic\\_vector](#)( [16](#) downto [0](#) )
- [s\\_1khzen](#) [std\\_logic](#)
- [swsync](#) [std\\_logic\\_vector](#)( [15](#) downto [0](#) )
- [pbsync](#) [std\\_logic\\_vector](#)( [3](#) downto [0](#) )
- [s\\_ss\\_sel](#) [std\\_logic\\_vector](#)( [3](#) downto [0](#) )
- [s\\_ss](#) [std\\_logic\\_vector](#)( [7](#) downto [0](#) )

### 3.2.1 Detailed Description

IO Control Unit Architecture.

The IO Control uniti part of the calculator project.

### 3.2.2 Member Function Documentation

#### 3.2.2.1 p\_debounce()

```
p_debounce (
    clk_i ,
    reset_i ) [Process]
```

IO Control Unit Architecture.

Process for button debounce.

#### 3.2.2.2 p\_display\_ctrl()

```
p_display_ctrl (
    clk_i ,
    reset_i ) [Process]
```

IO Control Unit Architecture.

Process to control 7 segment displays.

#### 3.2.2.3 p\_slowen()

```
p_slowen (
    clk_i ,
    reset_i ) [Process]
```

IO Control Unit Architecture.

Process for 1kHz signal.

The documentation for this class was generated from the following file:

- [vhdl/io\\_ctrl\\_rtl.vhd](#)

## 3.3 sim Architecture Reference

IO Control Unit Testbench Architecture.

## Processes

- [p\\_clk\( \)](#)
- [run\( \)](#)

## Libraries

- [IEEE](#)

## Use Clauses

- [std\\_logic\\_1164](#)

## Components

- [io\\_ctrl](#)

## Signals

- [clk\\_i](#) [std\\_logic](#)
- [reset\\_i](#) [std\\_logic](#)
- [dig0\\_i](#) [std\\_logic\\_vector\( 7 downto 0 \)](#)
- [dig1\\_i](#) [std\\_logic\\_vector\( 7 downto 0 \)](#)
- [dig2\\_i](#) [std\\_logic\\_vector\( 7 downto 0 \)](#)
- [dig3\\_i](#) [std\\_logic\\_vector\( 7 downto 0 \)](#)
- [led\\_i](#) [std\\_logic\\_vector\( 15 downto 0 \)](#)
- [sw\\_i](#) [std\\_logic\\_vector\( 15 downto 0 \)](#)
- [pb\\_i](#) [std\\_logic\\_vector\( 15 downto 0 \)](#)
- [ss\\_o](#) [std\\_logic\\_vector\( 7 downto 0 \)](#)
- [ss\\_sel\\_o](#) [std\\_logic\\_vector\( 3 downto 0 \)](#)
- [swsync\\_o](#) [std\\_logic\\_vector\( 15 downto 0 \)](#)
- [pbsync\\_o](#) [std\\_logic\\_vector\( 3 downto 0 \)](#)

### 3.3.1 Detailed Description

IO Control Unit Testbench Architecture.

The IO Control unit is part of the calculator project.

The documentation for this class was generated from the following file:

- [tb/tb\\_io\\_ctrl\\_sim.vhd](#)

## Chapter 4

# File Documentation

### 4.1 tb/tb\_io\_ctrl\_.vhd File Reference

IO Control Unit Testbench Entity.

#### Entities

- [io\\_ctrl](#) entity  
*IO Control Unit Testbench Entity.*

#### 4.1.1 Detailed Description

IO Control Unit Testbench Entity.

### 4.2 tb/tb\_io\_ctrl\_cfg.vhd File Reference

IO Control Unit Testbench Configuration.

#### Configurations

- [tb\\_io\\_ctrl\\_cfg](#) **tb\_io\_ctrl**

#### 4.2.1 Detailed Description

IO Control Unit Testbench Configuration.

### 4.3 tb/tb\_io\_ctrl\_sim.vhd File Reference

IO Control Unit Testbench Architecture.

## Entities

- [sim](#) architecture  
*IO Control Unit Testbench Architecture.*

### 4.3.1 Detailed Description

IO Control Unit Testbench Architecture.

## 4.4 vhd/io\_ctrl\_.vhd File Reference

IO Control Unit Entity.

## Entities

- [io\\_ctrl](#) entity  
*IO Control Unit Testbench Entity.*

### 4.4.1 Detailed Description

IO Control Unit Entity.

## 4.5 vhd/io\_ctrl\_cfg.vhd File Reference

IO Control Unit Configuration.

## Configurations

- [io\\_ctrl\\_rtl\\_cfg](#) [io\\_ctrl](#)

### 4.5.1 Detailed Description

IO Control Unit Configuration.

## 4.6 vhd/io\_ctrl\_rtl.vhd File Reference

IO Control Unit Architecture.

## Entities

- [rtl](#) architecture  
*IO Control Unit Architecture.*

### 4.6.1 Detailed Description

IO Control Unit Architecture.