

Welcome to The Hardware Lab!

Fall 2018


Lab 5: Keyboard and Audio Modules

Prof. Chun-Yi Lee

Department of Computer Science
National Tsing Hua University

Agenda

- Lab 5 Outline
- Lab 5 Basic Questions
- Lab 5 Advanced Questions



Lab 5 Outline

- Basic questions (2%)
 - Individual assignment
 - Due on 11/15/2018. Demonstration on your FPGA board (In class)
 - Only demonstration is necessary. Nothing to submit.
- Advanced questions (5%)
 - Group assignment
 - ILMS submission due on 11/22/2018. 23:59:59.
 - Demonstration on your FPGA board (In class)
 - Assignment submission (Submit to ILMS)
 - Source codes and testbenches
 - Lab report in PDF

Lab 5 Rules


- You can use ANY modeling techniques
- If not specifically mentioned, we assume the following SPEC
 - CLK is positive edge triggered
 - Synchronously reset the Flip-Flops when **RESET == 1'b0**

Lab 5 Submission Requirements

- Source codes and testbenches
 - Please follow the templates EXACTLY
 - We will test your codes by TAs' testbenches
- Lab 5 report
 - Please submit your report in a single PDF file
 - Please draw the block diagrams and state transition diagrams of your designs
 - Please explain your designs in detail
 - Please list the contributions of each team member clearly
 - Please explain how you test your design
 - What you have learned from Lab 5

Agenda

- Lab 5 Outline
- Lab 5 Basic Questions
- Lab 5 Advanced Questions



Basic Questions

- Individual assignment
- FPGA demonstration (due on 11/15/2018. In class.)
 - Keyboard sample code
 - Audio sample code 1 & 2
 - Mixed keyboard and audio modules together
- Demonstrate your work by waveforms

Basic FPGA Demonstration 1

Keyboard sample code

 Please implement the keyboard sample codes released on ILMS

■ Audio sample codes

Please implement the audio sample codes 1 & 2 released on ILMS


Basic FPGA Demonstration 2

- Use the numbers ("0" and "1") on the keyboard to control the scale to ascend or descend, ranging from C4 to high C8.
- Change a note every 0.5 second. If "2" is pressed, change a note every 1 second. If "2" is pressed again, go back to 0.5 second per note.
- When it reaches C4 or C8, stay on the note until the direction changes (keyboard pressed).

Button	Direction Reset: Set back to C4 and ascend (0.5sec/note) (Use <i>Enter</i> as Reset)
0	C4 D4 E4 F4 G4 A4 B4 C5 D5 E5 F5 G5 A5 B5 C6
1	C4 D4 E4 F4 G4 A4 B4 C5 D5 E5 F5 G5 A5 B5 C6
2	0.5 sec per note or 1 sec per note

Agenda


- Lab 5 Outline
- Lab 5 Basic Questions
- Lab 5 Advanced Questions




Advanced Questions

- Group assignment
- Verilog questions (due on 11/22/2018. 23:59:59.)
 - Mealy machine multi-sequence detector
 - Sliding window sequence detector
 - Traffic light controller
- FPGA demonstration (due on 11/22/2018. In class.)
 - Vending machine


- Mealy machine multi-sequence detector
 - 1-bit input In and 1-bit output Dec
 - When the four bit sequence is either 1100 or 0011, Dec is set to 1
 - Re-detect the sequence every four bits
 - Please draw your state diagram in your report




- Sliding Window sequence detector (mealy machine)
 - **Dec1** == 1'b1 when input is **101 AND no 111** occurs before
 - Dec2 == 1'b1 when input sequence is 0110
- Continuous detection
 - Detect the sequences whenever they occur
 - Please draw a state transition diagram in your report




- Traffic light controller for highway (HW) and local road (LR) intersection
- **HW** has higher priority and should be green as long as possible
- LR has a sensor to detect cars on it. When a car is sensed, LR turns green shortly
- Green light is **at least 25** clock cycles and yellow light is **5** clock cycles
- Input: CLK, RESET, LR_has_Car; Output: HW_light[2:0], LR_light[2:0]
 - HW_light & LR_light: bits [2:0] represent **Red**, **Yellow**, and **Green**, respectively



- Traffic light controller Finite State Machine
- Please complete the FSM in your report (some arrows are removed intentionally)





- Traffic light controller "example" timing diagram is illustrated on the left
- Please make sure that your state transitions follows the timing digram correctly

16

Advanced Questions

- Group assignment
- Verilog questions (due on 11/22/2018. 23:59:59.)
 - Mealy machine multi-sequence detector
 - Sliding window sequence detector
 - Traffic light controller
- FPGA demonstration (due on 11/22/2018. In class.)
 - Stopwatch

FPGA Demonstration 1

- Four options available: **Coffee**, **Coke**, **Oolong**, and **Water**
 - Prices are: Coffee (NT\$ 55), Coke (NT\$ 20),
 Oolong (NT\$ 25), Water (NT\$ 30)
- The rightmost two 7-segment displays show the money inserted into the machine
 - When RESET == 1'b1, please display "00"
 - The maximum value is **NT\$ 80**
- Use five buttons to implement your design:
 - Left: NT\$ 5
 - **■** Center: NT\$ 10
 - Right: NT\$ 50
 - **■** Top: RESET
 - Bottom: Cancel



BEVMAX COKE

FPGA Demonstration 1

- Use **four LEDs** to indicate which drinks you can buy
 - LED[3:0] corresponds to Coffee, Coke, Oolong, and Water, respectively
- Use the keyboard to select which drinks you can buy
 - 'a', 's', 'd', 'f' corresponds to Coffee, Coke, Oolong, and Water, respectively
 - Assume that the machine allows you to buy ONLY ONE DRINK at a time.
- Use the rightmost two 7-segment display to show the rest of the money after buying a drink
 - E.g., if you inserted NT\$ 40 and bought a can of Coke (NT\$ 20), the 7-segment display will show NT\$ 20

FPGA Demonstration 1

- Remember to add debounce and one-pulse circuits to your buttons
- Decrement the 7-segment display by NT\$ 5 every second to mimic the process of returning changes
 - Return the changes until it becomes zero
- If the buyer does not want to buy a drink, he/she can use a Cancel Button to cancel it
 - The inserted money will be returned the same way (NT\$ 5 per second)

The layout of the buttons used in this question Insert NT\$ 50 Insert NT\$ 50 Cancel 20

RESET

