Computer Architecture Pipeline for Multi-cycle Operations

Dr. Mohammad Reza Selim

Lecture Outline


- ► Pipeline Review
- Multi-cycle Operations
- ► Issues in Longer Latency Pipelines
- ► How to Handle Issues in Longer Latency Pipelines

MIPS Instruction Execution Cycle

- Each instruction can take at most 5 clock cycles
- Instruction fetch cycle (IF)
- Instruction decode/register fetch cycle (ID)
- Execution/Effective address cycle (EX)
- Memory access cycle (MEM)
- Write-back cycle (WB)




MIPS Instruction Pipeline (1)



MIPS Instruction Pipeline (2)

- Each instruction can take at most 5 clock cycles
- Instruction fetch cycle (IF)
 - Based on PC, fetch the instruction from memory
 - Increment PC











MIPS Instruction Pipeline (3)

- Instruction decode/register fetch cycle (ID)
- Decode the instruction + register read operation
- Fixed field decoding














MIPS Instruction Pipeline (4)


- Instruction decode/register fetch cycle (ID)
- Decode the instruction + register read operation
- Fixed field decoding
- Ex: [ADD R1,R2,R3] : A3.01.02.03
 - 10100011 00000001 00000010 00000011
 - Ex: [LW R1,8(R2)]: 86.01.02.03
 - 10000110 00000001 00001000 00000010






MIPS Instruction Pipeline (5)

- Instruction decode/register fetch cycle (ID)
- Decode the instruction + register read operation
- Fixed field decoding













MIPS Instruction Pipeline (6)


- Execution/Effective address cycle (EX)
- Memory reference: Calculate the effective address

[LW R1,8(R2)]

EFF ADDR= [R2] +8

Register-register ALU instruction

[ADD R1,R2,R2]






MIPS Instruction Pipeline (7)


Memory access cycle (MEM)

Load from memory and store in register [LW R1,8(R2)]


Store the data from the register to memory[SW R3,16(R4)]



MIPS Instruction Pipeline (8)



Visualizing the Pipeline



Pipeline Hazards


- ❖ Hazards; circumstances that would cause incorrect execution if next instruction is fetched and executed
 - Structural hazards: Different instructions, at different stages, in the pipeline want to use the same hardware resource
 - ❖Data hazards: An instruction in the pipeline requires data to be computed by a previous instruction still in the pipeline
 - Control hazards: Succeeding instruction, to put into pipeline, depends on the outcome of a previous branch instruction, already in pipeline

Data Hazards (1)


Read After Write (RAW) Instr_J tries to read operand before Instr_I writes it

- Caused by a data dependence
- This hazard results from an actual need for communication.


Data Hazards (2) Hardware Change for Operand Forwarding




Data Hazards (3) Data Hazards even with Operand Forwarding




Data Hazards (4) Hardware Change for Operand Forwarding




Data Hazards (5) Resolving the Load-ALU Hazard




Control Hazards(1) Conventional MIPS Pipeline



Control Hazards(2) Branch Optimized MIPS Pipeline




Multi-cycle Operations (1)




Multi-cycle Operations (2)

- Can EXE stage/complete the operation in 1 cycle?
- Some operations require more than 1 clock cycle to complete.
 - Floating Point/Integer Multiply
 - Floating Point/Integer Divide
 - Floating Point Add/Sub
- Dedicated hardware units are available on the processor for perferming these operations.

Multi-cycle Operations (3)




Multi-cycle Operations (4)



- and initiation interval is 1 if the unit is pipelined and N if not pipelined.


 Latency: The number of intervening cycles between an instruction that produces a result and an instruction that uses the result.
- initiation / Repeat Interval: The number of cycles that must elapse between issuing two operations of a given type.

Multi-cycle Operations (5)




- Latency: The number of intervening cycles between an instruction that produces a result and an instruction that uses the result.
- initiation / Repeat Interval: The number of cycles that must elapse between issuing two operations of a given type.

Multi-cycle Operations (6)




- Latency: The number of intervening cycles between an instruction that produces a result and an instruction that uses the result.
- initiation / Repeat Interval: The number of cycles that must elapse between issuing two operations of a given type.

Multi-cycle Operations (7)




- Latency: The number of intervening cycles between an instruction that produces a result and an instruction that uses the result.
- initiation / Repeat Interval: The number of cycles that must elapse between issuing two operations of a given type.

Multi-cycle Operations (8)




- Latency: The number of intervening cycles between an instruction that produces a result and an instruction that uses the result.
- Initiation / Repeat Interval: The number of cycles that must elapse between issuing two operations of a given type.

Multi-cycle Operations (9)



The pipeline timing of a set of independent FP operations. The stages in italics show where data are needed, while the stages in bold show where a result is available. The ".D" extension on the instruction mnemonic indicates double-precision (64-bit) floating-point operations. FP loads and stores use a 64-bit path to memory so that the pixining is just like an integer load or store.


Multi-cycle Operations (10)



The pipeline timing of a set of independent FP operations. The stages in italics show where data are needed, while the stages in bold show where a result is available. The ".D" extension on the instruction mnemonic indicates double-precision (64-bit) floating-point operations. FP loads and stores use a 64-bit path to memory so that the piratiming is just like an integer load or store.

Issues in Longer Latency Pipelines (1)

Since divide unit is not-pipelined – structural hazard



Issues in Longer Latency Pipelines (3)


- Since divide unit is not-pipelined structural hazard
- ❖ Instruction have varying runtimes—more register writes/cycle

Issues in Longer Latency Pipelines (4)

- Since divide unit is not-pipelined structural hazard
- Instruction have varying runtimes more register writes/cycle
- WAW hazards possible


Issues in Longer Latency Pipelines (5)

- Since divide unit is not-pipelined structural hazard
- Instruction have varying runtimes more register writes/cycle
- WAW hazards possible
- Out of order completion imprecise exceptions
- Stalls for RAW hazards will be more.




DIV

Issues in Longer Latency Pipelines (6)




Single write port (Serialize completion) vs multiple write ports

Issues in Longer Latency Pipelines (7)




- Single write port (Serialize completion) vs multiple write ports
- Resolve write port conflicts in ID stage and stall issue by 1

Issues in Longer Latency Pipelines (8)



- Single write port (Serialize completion) vs multiple write ports
- Resolve write port conflicts in ID stage and stall issue by 1
- Stall either of the instruction (priority basis) at MEM / WB stage

Issues in Longer Latency Pipelines (9)



- WAW hazard at register F2
- ❖ Delay issue (D→ EX) of L.D until ADD.D enters MEM stage
- Keep the result of ADD.D and give it to needed instruction.
- Hence only L.D will write on F2.

How to Handle Issues in Longer Latency Pipelines (1)

- Check for structural hazard in DIV.D and write ports
- Check for RAW data hazard at ID stage: If the source of an instruction in ID is Fi then Fi should be there as the name of destination of instruction in ID/A1 A1/A2 A2/A3 and ID/M1 M1/M2.... M6/M7

How to Handle Issues in Longer Latency Pipelines (2)

MEM

- Check for structural hazard in DIV.D and write port
- Check for RAW data hazard at ID stage: If the source of an instruction in ID is Fi then Fi should be there as the name of destination of instruction in ID/A1 A1/A2 A2/A3 and ID/M1, M1/M2.... M6/M7
- Check for WAW data hazard: If any instruction in A1,...A4, M1,..M7 has the same destination as the instruction in ID and the time at which they reach WB is same, delay issue by 1 cycle and repeat.
- ❖ Perform operand forwarding from EX/MEM, A4/MEM, M7/MEM, D/MEM, MEM/WB

Problems Related to Multi-Cycle Pipeline


Consider the following instruction sequence executed on a MIPS floating point pipeline. Operand forwarding is implemented. [R indicates integer registers and F indicates floating point registers]. Find the clock cycle in which STOR instruction reaches MEM stage. If 8(R2) contains value 'X' and F2 contains value 'A', then what is stored in 16(R3)

LOAD F4, 8(R2);

FMUL F0, F4, F2;

FADD F3, F0, F2;

STOR F3, 16(R3);



Problems Related to Multi-Cycle Pipeline

```
LOAD F4, 8(R2);
FMUL F0, F4, F2;
FADD F3, F0, F2;
STOR F3, 16(R3);
```



Problems Related to Multi-Cycle Pipeline

```
LOAD F4, 8(R2); --- F4=X
FMUL F0, F4, F2; FMUL F0, F4, F2; --- F0=AX
FADD F3, F0, F2; FADD F3, F0, F2; FADD F3, F0, F2; STOR F3, 16(R3); STOR F3, 16(R3);
```

