Project 1: Pipelined CPU using Verilog

Project 1

- 最多三人一組,請在11/21(五)前至 http://ppt.cc/yUFu填寫分組名單
- 填寫分組名單
 - 內文請填上組員"學號"與"姓名"
 - 11/21(五)中午十二點前未填寫組員名單者,將由助教幫你分組
 - 分組名單將於11/21(五) 下午兩點公布
- Deadline:
 - Deadline: **12/1** 午夜**12:00** 前
- Demo:
 - 另行公佈

Require

- Required Instruction Set:
 - and
 - or
 - add
 - sub
 - mul
 - lw
 - sw
 - beq
 - **–** ј
 - addi

Require

- Register File: 32 Registers (Write when clock rising edge)
- Instruction Memory: 1KB
- Data Memory : 32 Bytes
- Data Path & Module Name (in next pages)


MUL OpCode :


		00025	7099		
0	rs	rt	rd	0	0x18

- Hazard handling
 - Data hazard:
 - implement the **Forwarding Unit** to reduce or avoid the stall cycles.
 - The data dependency instruction follow "lw" must stall 1 cycle.
 - 不需forwarding到ID stage!
 - Control hazard:
 - The instruction follow 'beq' or 'j' instruction must stall 1 cycle.
 - Pipeline Flush

Data hazard

• 不需forwarding 到ID stage!





Require (cont.)

- (80%) Source code (put all .v file into "code" directory)
 - CPU module
 - Basic (40%)
 - Data forwarding (20%)
 - Data hazard (lw stall) (10%)
 - Control hazard (flush) (10%)
 - TestBench
 - Initialize storage units
 - Load instruction.txt into instruction memory
 - Create clock signal
 - Output cycle count in each cycle
 - Output Register File & Data Memory in each cycle
 - Print result to output.txt
 - TestData
 - Fibonacci
- (20%) Report (project1_teamXX.doc)
 - Members & Team Work
 - 須註明組員工作分配比例
 - How do you implement this Pipelined CPU.
 - Explain the implementation of each module.
 - Problems and solution of this project.
- Put all files and directory into project1_teamXX_V.zip

Require (cont.)

- Fibonacci
 - Set Input n into data memory at 0x00
 - CPU.Data_Memory.memory[0] = 8'h5;


```
// Initialzation
addi $a0, $r0, 0 // $a0 = 0
addi $t0. $r0. 0 // $t0 = 0
addi $t1. $r0. 1 // $t1 = 1
addi $s1. $r0. 0 // $s1 = 0
addi $s2, $r0, 1 // $s2 = 1
// Load number n from data memory
lw $s0, 0($a0)
addi $s4, $s0, 0 // save input value in $s4
// Calculate the Fibonacci Number
sub $s0, $s0, $t1 //subu $s0, 1
add $s1, $s1, $s2
addi $s3, $s2, 0 //move $s3, $s2
addi $s2, $s1, 0 //move $s2, $s1
addi $s1, $s3, 0 //move $s1, $s3
beg $s0, $t0, finish //bne $s0, $zero, loop
i loop
```

```
// Store the result finish: sw $s1, 4($a0)


// Calculate the input and output and Store and $t2, $s1, $r0 or $t3, $s1, $r0 add $t4, $s1, $t4 sub $t5, $s1, $t4 mul $t6, $s1, $t4 sw $t2, 8($a0) sw $t3, 12($a0) sw $t4, 16($a0) sw $t5, 20($a0) sw $t6, 24($a0)
```

Change instruction sequence to avoid ID-forwarding


Output Example



Data Path & Module



Pipeline Example




```
always@(posedge clk) begin
stage2_data <= stage1_data;
end


always@(posedge clk) begin
stage3_data <= stage2_data;
end

always@(posedge clk) begin
stage4_data <= stage3_data;
end
```


Pipeline (Cycle 1)




Pipeline (Cycle 2)




Pipeline (Cycle 3)




Pipeline (Cycle 4)



Pipeline (Cycle 5)



Pipeline (Cycle 6)



Pipeline (Cycle 7)

