### MEC302: Embedded Computer Systems

Theme II: Design of Embedded Computer
Systems
Lecture 7 – Memory technologies,
hierarchy and models

Dr. Timur Saifutdinov
Assistant Professor at EEE, SAT
Email:
Timur.Saifutdinov@xjtlu.edu.cn

### Outline

- Memory technologies in microprocessors:
  - Physical realization and distinctive characteristics;
- Memory hierarchy
  - Register files, scratchpads, caches;
- Memory Models
  - Address space, data types, alignment and allocation of data;
  - Memory model of C.

## Memory technologies

**Memory** – device or system that is used to store information for immediate use in a computer or other related hardware.

#### **Memory** vs **storage**:

- Memory (some times called primary storage) is directly accessed by the processor for immediate use via data buses;
- Storage (i.e., secondary storage) is accessed indirectly via input/output operations (it is larger but slower).

#### Memory technologies define physical realizations and characteristics, e.g.:

- Volatile or Non-volatile:
  - Volatile memory requires power to store data, while non-volatile does not.
- Random access or Non-random access:
  - In Random Access Memory (RAM), data can be accessed (i.e., read or changed) in any order;
  - Data in RAM is read or written in the same amount of time irrespective of the physical location of data inside the memory.

## Memory technologies

**Random Access Memory (RAM)** is a **volatile,** computer memory that can be accessed (i.e., read or changed) in any order.

There are two main types of **RAM**:

- Static RAM (SRAM) keeps data permanently (at the same location) while powered;
- Dynamic RAM (DRAM) data decays in time (seconds); needs to be periodically refreshed.

One bit memory circuitry [1]: SRAM

Data

Data

Data

Data

Data

Data

SRAM 和 DRAM 的主要区别在于它们的速度、容量、成本和功耗。SRAM 更快、成本更高,适用于高速缓存等场景;而 DRAM 更慢、成本较低,适用于主内存等场景。这两种 RAM 类型在计算机系统中共同发挥作用,以实现高性能和大容量的内存需求。

Comparison ( SRAM vs DRAM):


Stores data till the power is supplied	Stores data for few ms, requires refreshing
Requires 6 times more transistors	Die size is ~6 times smaller (more memory per chip)
Consumes more power	Data access is slower
Cost per bit is higher	

# Memory technologies


Non-volatile memory – keeps data even without power supply.

- **Read-Only Memory (ROM)** hard-wired integrated circuit whose content is fixed at a chip factory (i.e., **firmware**);
- Electrically-Erasable Programmable ROM (EEPROM) a variant of ROM that can be (re)programmed in the field:
  - Flash memory commonly used in embedded applications to store firmware. Shortfalls: limited number of writes; block access to data; long access time.

Simple four byte diode **ROM**:



NAND **Flash memory** topology:



## Memory hierarchy

**Memory hierarchy** is used by processors to combine different memory technologies to:


- Increase the overall memory capacity;
- Optimize cost, latency, energy consumption.

The operating system and/or hardware provide address translation from logical address to a physical location:

- Virtual memory makes the diverse technologies look to the programmer like a single memory with a contiguous address space.
- Translation lookaside buffer (TLB) is specialized piece of hardware used to speed up address translation.

A **memory map** for a processor defines how logical addresses are mapped to locations in hardware.

# #ARM Cortex - M3 architecture memory map:




## Memory hierarchy

**Register file** is an array of processor registers in a CPU – the most tightly integrated memory. Implemented on a processor circuitry with SRAM technology.

#### Register file provides:

- A word of data (eg, four bytes for 32-bit arch.)
- Fast access to program data (e.g., program variables);
- Stores program auxiliary data (e.g., stack pointer, program counter (PC));
- Other purposes (i.e., general purpose).

CPU organization and links with memory [2]:



#### **#32-bit ARMV7 register denotation**[3]:

**R0-R3** – temporary program values or variables;

**R4-R12** – general purpose registers;

**R13** – stack pointer;

**R14** – link register;

R15 – program counter (PC).

<sup>[2]</sup> Cache memory, <a href="https://jejecms.wordpress.com/2014/03/28/cache-memory/">https://jejecms.wordpress.com/2014/03/28/cache-memory/</a>


<sup>7</sup> 

## Memory hierarchy

The next level in memory hierarchy are scratchpads and caches:

- Scratchpads store temporary program data (like registers) to moves it in/out of the distant memory (w/o duplicating it);
- Caches are used to duplicate data to/from other layers of the main memory (e.g., slower DRAM) for CPU.


# CPU organization and links with memory [2]:



### Memory models

A **memory model** defines how memory is used by programs, including:

- Memory addresses accessible to the program:
  - Pointers in C.
- Data types, e.g.:
  - char (1 byte);
  - int (2 or 4 bytes);
  - double (4 or 8 bytes).
- Alignment (byte order):
  - Little Endian (from LSByte to MSByte);
  - **Big Endian** (from MSByte to LSByte).
- Continued on the next page...




## Memory models

- Memory allocation (i.e. size and breakdown in space):
  - **Text** is a set of machine instructions (readonly).
  - Data is a statically allocated data (e.g., for global variables);
  - **Heap** is a dynamically allocated storage to store process variables and/or input data. The address for each data item is provided individually (e.g., *malloc*-function in C).
  - Stack store temporary data (usually, to call procedures) in a Last-In-First-Out (LIFO) manner. Stack pointer (remember R13 栈:后进先出 from register files) keeps the memory address of the top of the stack.

R13栈指针,保存了栈顶部的内存地址

#Process memory layout [4]:




# Memory model of C

C programs store data on the **stack**, on the **heap**, and in memory locations fixed by the compiler (i.e., **text** and **data**).

#Consider the following C program:

Process memory layout [4]:

```
max
                                           // Global variable stored in data
      int a = 2;
      void foo(int b, int* c) { // b and c are procedure parameters
                                           // allocated on the stack when
                                           // the procedure is called
      int main(void) {
5
                                           // d and *e are local variable
         int d;
                                                                           Address
                                           // allocated on the stack
         int* e;
         d = \ldots;
                                           // Allocate memory for e
         e = malloc(sizeInBytes);
                                           // on the heap
      *e = ...;
10
         foo(d, e);
                                           // d is passed by value, while
                                           // e is passed by reference
13
```



### To sum up

- **Memory technologies** are determined by their physical realization and characteristics:
  - Volatility (i.e., reliance on power supply);
  - Access type (i.e., random or in sequence). 访问类型
- Memory hierarchy combines different memory technologies to:
  - Increase the overall memory capacity;
  - Optimize cost, latency, and energy consumption.
- Processor memory includes:
  - Register files stores data for immediate access by CPU;
  - Scratchpads move data to/from remote (external) memory;
  - Caches duplicate data to/from remote (external) memory.
- Memory models determine how processes interact with memory
  - Address space, data types, alignment and allocation of data.

- 1,寄存器文件用于存储 CPU 在执行指令时所需的临时数据 地址和控制信息:
- 2, Scratchpad 内存用于存储对性能和延迟敏感的数据和代码,通常需要程序员或编译器显式管理:
- 3,缓存则用于存储最近访问过的数据和代码,以便在处 理器需要时快速提供,其管理由硬件自动完成。

### The end!

See you next time – April 17.

Do not forget about Assignment 1 deadline – Thursday, April 13, 23:59!

#### FAQs about assignments:

- 1. In Assignment 1 (Modelling), questions within a problem are interlinked in the alphabetic order starting from (a) if not explicitly stated otherwise. For example, for Problem 1 question (f), you are required to implement PI feedback control for a system obtained after answering questions (a), (b), (c), (d) and (e).
- 2. The above does not mean that the score for the latter questions depend on the answers for previous questions.
- 3. In Assignment 2 (Programming), the requirements for Programming task have been demonstrated on the Lab session, which can be accessed from the Lab session capture on BBB:
- Programming task 1 starting from 1:41:50;
- Programming task 2 starting from 3:08:30.