

流水线设计日志

王炜致 2022010542

1 算法指令与测试数据设计——基于单周期处理器

设置数据内存大小为 256 个字。准备好 8 个待排序数据，写入 DataMemory.v 中，作为测试样例。

```
1 parameter RAM_SIZE = 512;
2 parameter RAM_SIZE_BIT = 8;
3 reg [31:0] RAM_data [RAM_SIZE - 1: 0];
4 ...
5 RAM_data[0] <= 32'h00000008; // N=8
6 RAM_data[1] <= 32'h00000003; // 3
7 RAM_data[2] <= 32'h00000028; // 40
8 RAM_data[3] <= 32'h00000024; // 36
9 RAM_data[4] <= 32'hfffffffe; // -2
10 RAM_data[5] <= 32'h00000006; // 6
11 RAM_data[6] <= 32'hfffffff9; // -7
12 RAM_data[7] <= 32'h0000003a; // 58
13 RAM_data[8] <= 32'hffffffd3; // -45
14
15 for (i = 9; i < RAM_SIZE; i = i + 1)
16     RAM_data[i] <= 32'h00000000;
```

采用之前设计的插入排序代码 (insert_sort.asm)，根据处理器实况略作修改。主函数体为：

```
1 addu $s7,$zero,$zero //compare_count
2 addu $a1,$zero,$zero //the address of the sequence
3 addi $a0,$a1,4 //buffer[1]
4 lw $a1,0($a1) //N=buffer[0]
5
6 jal insertion_sort
7
8 addu $a0,$zero,$zero
9 sw $s7,0($a0) //buffer[0]=compare_count
10 end:
11 j end
```

参阅 MIPS 文档，指令集扩充：

	PCSrc[1:0]	Branch	RegWrite	RegDst[1:0]	MemRead	MemWrite	MemtoReg[1:0]	ALUSrc2	ALUSrc1	ExtOp	LuOp
bne	0(00)	1	0	x(xx)	x	0	x(xx)	0	0	1	x
blez	0(00)	1	0	x(xx)	x	0	x(xx)	0	0	1	x
bgtz	0(00)	1	0	x(xx)	x	0	x(xx)	0	0	1	x
bltz	0(00)	1	0	x(xx)	x	0	x(xx)	0	0	1	x
jalr	2(10)	x	1	1(01)	x	0	2(10)	x	x	x	x

相应地修改了控制信号及模块端口。

先用单周期处理器验证指令是否能正常运行，再改装为流水线。以下是写入 InstructionMemory.v 的排序算法的机器语言——直接在 DataMemory 中进行数据排序，将排序次数存入 RAM_data[0] 中。


```
1      8'd0:      Instruction <= 32'h0000b821;
2      8'd1:      Instruction <= 32'h00002821;
3      8'd2:      Instruction <= 32'h20a40004;
4      8'd3:      Instruction <= 32'h8ca50000;
5
6      8'd4:      Instruction <= 32'h0c100008;
7      8'd5:      Instruction <= 32'h00002021;
8      8'd6:      Instruction <= 32'hac970000;
9      8'd7:      Instruction <= 32'h08100007;
10
11     8'd8:      Instruction <= 32'h20010004;
12     8'd9:      Instruction <= 32'h03a1e822;
13     8'd10:     Instruction <= 32'hafbf0000;
14     8'd11:     Instruction <= 32'h20060001;
15
16     8'd12:     Instruction <= 32'h0c100013;
17     8'd13:     Instruction <= 32'h0c10002b;
18     8'd14:     Instruction <= 32'h20c60001;
19     8'd15:     Instruction <= 32'h14c5fffc;
20
21     8'd16:     Instruction <= 32'h8fbf0000;
22     8'd17:     Instruction <= 32'h23bd0004;
23     8'd18:     Instruction <= 32'h03e00008;
24     8'd19:     Instruction <= 32'h20010004;
25
26     8'd20:     Instruction <= 32'h03a1e822;
27     8'd21:     Instruction <= 32'hafbf0000;
28     8'd22:     Instruction <= 32'h00068880;
29     8'd23:     Instruction <= 32'h00918821;
30
31     8'd24:     Instruction <= 32'h8e280000;
32     8'd25:     Instruction <= 32'h20010001;
33     8'd26:     Instruction <= 32'h00c19022;
34     8'd27:     Instruction <= 32'h22f70001;
35
36     8'd28:     Instruction <= 32'h00128880;
37     8'd29:     Instruction <= 32'h00918821;
38     8'd30:     Instruction <= 32'h8e290000;
39     8'd31:     Instruction <= 32'h11280007;
40
41     8'd32:     Instruction <= 32'h0128502a;
42     8'd33:     Instruction <= 32'h20010001;
43     8'd34:     Instruction <= 32'h102a0004;
44     8'd35:     Instruction <= 32'h20010001;
45
46     8'd36:     Instruction <= 32'h02419022;
47     8'd37:     Instruction <= 32'h2001ffff;
48     8'd38:     Instruction <= 32'h1432fff4;
```

```


49      8'd39:      Instruction <= 32'h22470001;
50
51      8'd40:      Instruction <= 32'h8fbf0000;
52      8'd41:      Instruction <= 32'h23bd0004;
53      8'd42:      Instruction <= 32'h03e00008;
54      8'd43:      Instruction <= 32'h20010004;
55
56      8'd44:      Instruction <= 32'h03a1e822;
57      8'd45:      Instruction <= 32'hafbf0000;
58      8'd46:      Instruction <= 32'h00068880;
59      8'd47:      Instruction <= 32'h00918821;
60
61      8'd48:      Instruction <= 32'h8e280000;
62      8'd49:      Instruction <= 32'h20010001;
63      8'd50:      Instruction <= 32'h00c19022;
64      8'd51:      Instruction <= 32'h00128880;
65
66      8'd52:      Instruction <= 32'h00918821;
67      8'd53:      Instruction <= 32'h8e2b0000;
68      8'd54:      Instruction <= 32'h22310004;
69      8'd55:      Instruction <= 32'hae2b0000;
70
71      8'd56:      Instruction <= 32'h20010001;
72      8'd57:      Instruction <= 32'h02419022;
73      8'd58:      Instruction <= 32'h0247602a;
74      8'd59:      Instruction <= 32'h20010001;
75
76      8'd60:      Instruction <= 32'h102c0002;
77      8'd61:      Instruction <= 32'h1247fff5;
78      8'd62:      Instruction <= 32'h1647fff4;
79      8'd63:      Instruction <= 32'h00078880;
80
81      8'd64:      Instruction <= 32'h00918821;
82      8'd65:      Instruction <= 32'hae280000;
83      8'd66:      Instruction <= 32'h8fbf0000;
84      8'd67:      Instruction <= 32'h23bd0004;
85
86      8'd68:      Instruction <= 32'h03e00008;

```

排序效果良好，如下：



根据验收要求，进一步验证，对 24 个正整数排序如下：



2 流水线改造（无冒险处理）

Stage	R-type	Load	Store	Branch
IF	IR <= MemInst[PC]; PC <= PC+4			
ID	op <= IR[31:26]; A <= Reg[IR[25:21]]; B <= Reg[IR[20:16]]; Branch: If(A == B) PC <= PC + signext(IR[15:0]) << 2 Jump: If(JUMP) PC <= NewPC EX/MEM.ALUOut			
EX	ALUOut <= A op B EX/MEM.ALUOut MEM/WB.ALUOut MDR	ALUOut <= A + signext(IR[15:0]) EX/MEM.ALUOut MEM/WB.ALUOut MDR		
MEM		MDR <= MemData[ALUOut];	MemData[ALUOut] <= B	
WB	Reg[IR[15:11]] <= ALUOut	Reg[IR[20:16]] <= MDR		8

CPU.v 的改动最大，需要在各模块输入/输出之间添加寄存器，以下介绍寄存器的初步添加，不考虑冒险。

Control.v 即控制信号模块在 IF 阶段调用，产生控制信号，为传递控制信号，在 CPU.v 中插入 IF/ID 寄存器：

```


1      always @(posedge reset or posedge clk) begin//IF/ID PLUGIN BEGIN ↑IF
2          if (reset) begin
3              IFID_Instruction <= 32'b0;
4              IFID_RegDst <= 2'b00;
5              IFID_PC Src <= 2'b00;
6              IFID_Branch <= 3'b000;
7              IFID_MemRead <= 1'b0;
8              IFID_MemWrite <= 1'b0;
9              IFID_MemtoReg <= 2'b00;
10             IFID_ALUSrc1 <= 1'b0;
11             IFID_ALUSrc2 <= 1'b0;
12             IFID_ALUOp <= 4'b0000;
13             IFID_ExtOp <= 1'b0;
14             IFID_LuOp <= 1'b0;
15             IFID_RegWrite <= 1'b0;
16         end //more to consider
17     else begin
18         IFID_Instruction <= Instruction;
19         IFID_RegDst <= RegDst;
20         IFID_PC Src <= PC Src;
21         IFID_Branch <= Branch;
22         IFID_MemRead <= MemRead;
23         IFID_MemWrite <= MemWrite;
24         IFID_MemtoReg <= MemtoReg;
25         IFID_ALUSrc1 <= ALUSrc1;
26         IFID_ALUSrc2 <= ALUSrc2;
27         IFID_ALUOp <= ALUOp;
28         IFID_ExtOp <= ExtOp;
29         IFID_LuOp <= LuOp;
30         IFID_RegWrite <= RegWrite;
31     end
32 end//IF/ID PLUGIN END ↓ID

```

ID 阶段调用寄存器堆 (读), 注意 WB 阶段亦涉及调用寄存器堆 (写), 考虑遵循先写后读原则 (在 RegisterFile.v 中修改)。插入 ID/EX 寄存器:

将 Jump/Branch 均置于 ID 阶段执行, 则 ALU 不需要 Zero。无冒险处理的流水线例程测试如下:

Bkpt	Address	Code	Basic	
<input type="checkbox"/>	4194304	0x20110005	addi \$17,\$0,5	1: addi \$s1,\$zero,5
<input type="checkbox"/>	4194308	0x2012000c	addi \$18,\$0,12	2: addi \$s2,\$zero,12
<input type="checkbox"/>	4194312	0x2013000d	addi \$19,\$0,13	3: addi \$s3,\$zero,13
<input type="checkbox"/>	4194316	0x20140001	addi \$20,\$0,1	4: addi \$s4,\$zero,1
<input type="checkbox"/>	4194320	0x22350002	addi \$21,\$17,2	5: addi \$s5,\$s1,2
<input type="checkbox"/>	4194324	0x08100005	j 4194324	7: j end




3 冒险处理

3.1 结构冒险

InstructionMemory 与 DataMemory 已作分离；R 型指令 Mem 阶段已空置；ALU 已作功能疏解。

3.2 数据冒险


3.2.1 同时读写寄存器堆



通过先写后读策略处理。利用 always 块的阻塞赋值实现代码执行的先后顺序。

```
1 always @(*) begin
2     if (RegWrite && (Write_register != 5'b00000))
3         RF_data[Write_register] = Write_data; //first write
4     Read_data1 = (Read_register1 == 5'b00000)? 32'h00000000: RF_data[Read_register1];
5     Read_data2 = (Read_register2 == 5'b00000)? 32'h00000000: RF_data[Read_register2];
6 end
```

验证如下：




Bkpt	Address	Code	Basic
<input type="checkbox"/>	4194304	0x20110005 addi \$17,\$0,5	1: addi \$s1,\$zero,5
<input type="checkbox"/>	4194308	0x20120006 addi \$18,\$0,6	2: addi \$s2,\$zero,6
<input type="checkbox"/>	4194312	0x20120006 addi \$18,\$0,6	3: addi \$s2,\$zero,6
<input type="checkbox"/>	4194316	0x22320005 addi \$18,\$17,5	4: addi \$s2,\$s1,5
<input type="checkbox"/>	4194320	0x08100004 j 4194320	6: j end

3.2.2 时间顺序关联（ALU 输出）

寄存器使用引起的冒险


- 指令在寄存器使用上的时间顺序关联引起了数据冒险
- Read after write (RAW) data hazards



ALU 输出运算结果后，立刻转发给 ALU 输入端。需要修改 ALU 的输入端（二路），增加 MUX 选择合适的输入信号。

```
1 wire [32-1:0] in1,in2;//rs,rt forwarding
2 assign in1 = (~IDEX_ALUSrc1 && MEMWB_Memory_Read && MEMWB_Write_register
3   && MEMWB_Write_register == IDEX_Instruction[25:21])? MEMWB_MemBus_Read_Data:
4   (~IDEX_ALUSrc1 && MEMWB_RegWrite && MEMWB_Write_register
5   && (MEMWB_Write_register == IDEX_Instruction[25:21])
6   && (EXMEM_Write_register != IDEX_Instruction[25:21]
7   || ~EXMEM_RegWrite))? MEMWB_ALU_out:
8   (~IDEX_ALUSrc1 && EXMEM_RegWrite && EXMEM_Write_register
9   && (EXMEM_Write_register == IDEX_Instruction[25:21]))? EXMEM_ALU_out:
10  ALU_in1;
11 assign in2 = (~IDEX_ALUSrc2 && MEMWB_Memory_Read && MEMWB_Write_register
12   && MEMWB_Write_register == IDEX_Instruction[20:16])? MEMWB_MemBus_Read_Data:
13   (~IDEX_ALUSrc2 && MEMWB_RegWrite && MEMWB_Write_register
14   && (MEMWB_Write_register == IDEX_Instruction[20:16])
15   && (EXMEM_Write_register != IDEX_Instruction[20:16]
16   || ~EXMEM_RegWrite))? MEMWB_ALU_out://mind load-store
17   (~IDEX_ALUSrc2 && EXMEM_RegWrite && EXMEM_Write_register
18   && (EXMEM_Write_register == IDEX_Instruction[20:16]))? EXMEM_ALU_out:
19  ALU_in2;
```

验证如下：




Text Segment				
Bkpt	Address	Code	Basic	
<input type="checkbox"/>	4194304	0x20110005	addi \$17,\$0,5	1: addi \$s1,\$zero,5
<input type="checkbox"/>	4194308	0x20010002	addi \$1,\$0,2	2: subi \$s2,\$s1,2
<input type="checkbox"/>	4194312	0x02219022	sub \$18,\$17,\$1	
<input type="checkbox"/>	4194316	0x22330009	addi \$19,\$17,9	3: addi \$s3,\$s1,9
<input type="checkbox"/>	4194320	0x08100004	j 4194320	5: j end

此外，若下一条指令为 Branch（为简便，默认 jr,jalr 使用 \$31，故不需要处理），则不能不 stall 一个周期，再将数据转发到 ID 阶段。验证如下：

Instruction[31:0]	20110001	1e20fffe	00000000	20110001	1e20fffe	00000000	20110001	1e20fffe	00000000
-------------------	----------	----------	----------	----------	----------	----------	----------	----------	----------

Bkpt	Address	Code	Basic	
<input type="checkbox"/>	4194304	0x20110001	addi \$17,\$0,1	2: addi \$s1,\$zero,1
<input type="checkbox"/>	4194308	0x1e20fffe	bgtz \$17,-2	3: bgtz \$s1,again
<input type="checkbox"/>	4194312	0x08100002	j 4194312	5: j end

3.2.3 load-use 冒险



load-use 冒险包含 load-R 类和 load-store 类冒险，前者不可避免地需要 stall 一个周期。故需要将读出数据作转发。处理 load-store 冒险时，在 ALU 输入 forwarding 条件中需要分辨立即数加法与寄存值加法；DataMemory 写端口也需要引入 MUX 作 forwarding 判断。

非常特殊的情况：lw \$s1,4(\$zero), sw \$s1,0(\$s1)，由于 stall 一个周期，无法由 MEM/WB 转发，同时 \$s1 尚未更新。故需要特殊处理：

```

1 assign IDEX_Databus2_prevent_loadstore = (IDEX_MemWrite && MEMWB_Write_register
2     && (MEMWB_Write_register == IDEX_Instruction[20:16]))? MEMWB_MemBus_Read_Data:
3     IDEX_Databus2;


```

一般 load-use 处理效果如下：

[17][31:0]	00000000	00000000	00000003	00000006
------------	----------	----------	----------	----------


<input type="checkbox"/>	4194304	0x8c110004	lw \$17,4(\$0)	1: lw \$s1,4(\$zero)#s1=3
<input type="checkbox"/>	4194308	0x02318820	add \$17,\$17,\$17	2: add \$s1,\$s1,\$s1
<input type="checkbox"/>	4194312	0x08100002	j 4194312	4: j end

一般 load-store 处理效果如下：



Bkpt	Address	Code	Basic
	4194304	0x8c110004 lw \$17,4(\$0)	1: lw \$s1,4(\$zero)
	4194308	0xac110008 sw \$17,8(\$0)	2: sw \$s1,8(\$zero)
	4194312	0x08100002 j 4194312	4: j end

特殊 load-store 处理效果如下：




Bkpt	Address	Code	Basic
	4194304	0x8c110004 lw \$17,4(\$0)	1: lw \$s1,4(\$zero)#s1=3
	4194308	0xae310005 sw \$17,5(\$17)	2: sw \$s1,5(\$s1)#40=3
	4194312	0x8e320005 lw \$18,5(\$17)	3: lw \$s2,5(\$s1)#s2=3
	4194316	0x08100003 j 4194316	5: j end

另外，load 后若紧跟 Branch 指令且发生冒险，则需要 stall 两个周期，暂不作处理，通过代码添加 3 个 nop 指令 (0x00000000) 解决。

至此，数据冒险基本解决。

3.3 控制冒险

由于提前到 ID 阶段判断，分支指令、跳跃指令的下一条指令必然为 nop。据此设定修改即可。利用流水线处理器排序结果如下：



4 外设配置