MOTOROLA SEMICONDUCTOR TECHNICAL DATA

HIGH SLEW RATE, WIDE BANDWIDTH, JFET INPUT OPERATIONAL AMPLIFIERS


These devices are a new generation of high speed JFET input monolithic operational amplifiers. Innovative design concepts along with JFET technology provide wide gain bandwidth product and high slew rate. Well matched JFET input devices and advanced trim techniques ensure low input offset errors and bias currents. The all NPN output stage features large output voltage swing, no deadband crossover distortion, high capacitive drive capability, excellent phase and gain margins, low open-loop output impedance, and symmetrical source/sink ac frequency response.

This series of devices are available in standard or prime performance (A suffix) grades, fully compensated or decompensated (AVCL≥2) and are specified over commercial or Military temperature ranges. They are pin compatible with existing Industry standard operational amplifiers, and allow the designer to easily upgrade the performance of existing designs.

- Wide Gain Bandwidth: 8.0 MHz for Fully Compensated Devices
 16 MHz for Decompensated Devices
- High Slew Rate: 25 V/ μ s for Fully Compensated Devices 50 V/ μ s for Decompensated Devices
- High Input Impedance: $10^{12} \Omega$
- Input Offset Voltage: 0.5 mV Maximum (Single Amplifier)
- Large Output Voltage Swing: −14.7 V to +14 V for VCC/VEE = ±15 V
- \bullet Low Open-Loop Output Impedance: 30 Ω $\ensuremath{\varpi}$ 1.0 MHz
- Low THD Distortion: 0.01%
- Excellent Phase/Gain Margins: 55°/7.6 dB for Fully Compensated Devices


ORDERING INFORMATION


Op Amp Function	Fully Compensated	A∨CL≥2 Decompensated	Temperature Range	Package
	MC35081U,AU	MC35080U,AU	-55 to +125°C	Ceramic DIP
Single	MC34081D,AD MC34081P,AP	MC34080D,AD MC34080P,AP	0 to +70°C	SO-8 Plastic DIP
Dual	MC34082P,AP	MC34083P,AP	l	Plastic DIP
	MC35084L,AL	MC35085L,AL	-55 to +125	Ceramic DIP
Quad	MC34084DW,ADW MC34084P,AP	MC34085DW,ADW MC34085P,AP	0 to +70°C	SO-16L Plastic DIP



MC34080/MC35080 thru MC34085/MC35085

HIGH PERFORMANCE JFET INPUT OPERATIONAL AMPLIFIERS





MC34080, MC35080 Series


MAXIMUM RATINGS

Rating	Symbol	Value	Unit		
Supply Voltage (from V _{CC} to V _{EE})	٧s	+ 44			
Input Differential Voltage Range	VIDR	(Note 1)	V		
Input Voltage Range	VIR	(Note 1)	V		
Output Short-Circuit Duration (Note 2)	ts	Indefinite	Seconds		
Operating Ambient Temperature Range MC35XXX MC34XXX	ТА	-55 to +125 0 to +70	°C		
Operating Junction Temperature Ceramic Package Plastic Package	TJ	+ 165 + 125	°C		
Storage Temperature Range Ceramic Package Plastic Package	T _{stg}	-65 to +165 -55 to +125	°C		

NOTES:

- 1. Either or both input voltages must not exceed the magnitude of V_{CC} or V_{EE}.
 2. Power dissipation must be considered to ensure maximum junction temperature (T_J) is not exceeded.

EQUIVALENT CIRCUIT SCHEMATIC (EACH AMPLIFIER)



*Pins 1 & 5 (MC34080,081) should not be directly grounded or connected to VCC.

DC ELECTRICAL CHARACTERISTICS ($V_{CC} = +15 \text{ V}, V_{EE} = -15 \text{ V}, T_A = T_{low}$ to T_{high} [Note 3], unless otherwise noted)

			A Suffix	 K	Non-Suffix			Γ
Characteristic	Symbol	Min	Тур	Max	Min	Тур	Max	Unit
Input Offset Voltage (Note 4)	VIO					1		mV
Single	10				l		•	[""
$T_A = +25^{\circ}C$		—	0.3	0.5	_	0.5	1.0	
$T_A = 0^{\circ}C \text{ to } +70^{\circ}C \text{ (MC34080, MC34081)}$		—	-	2.5	-	_	3.0	
$T_A = -55^{\circ}\text{C to} + 125^{\circ}\text{C (MC35080, MC35081)}$		-	-	3.5	_	_	4.0	
Dual $T_A = +25^{\circ}C$			0.6	1.0		1.0		
$T_A = 0^{\circ}C \text{ to } + 70^{\circ}C \text{ (MC34082, MC34083)}$			0.6	3.0		1.0	3.0 5.0	
$T_A = -55^{\circ}\text{C to} + 125^{\circ}\text{C (MC35082, MC35083)}$			_	4.0	_	_	6.0	
Quad			j				"	
$T_A = +25^{\circ}C$		_	3.0	6.0		6.0	12	
$T_A = 0^{\circ}C \text{ to } +70^{\circ}C \text{ (MC34084, MC34085)}$	1	 -	-	8.0		-	14	
$T_A = -55^{\circ}C \text{ to } + 125^{\circ}C \text{ (MC35084, MC35085)}$		_		9.0			15	
Average Temperature Coefficient of Offset Voltage	ΔV _{IO} /ΔΤ		10			10	_	μV/°C
Input Bias Current (V _{CM} = 0 Note 5)	lв							
$T_A = +25^{\circ}C$ $T_A = 0^{\circ}C \text{ to } +70^{\circ}C$		<u> </u>	0.06	0.2	_	0.06	0.2	nA
$T_A = -55^{\circ}\text{C to} + 125^{\circ}\text{C}$			_	4.0 50		_	4.0 50	
				30			30	ļ
Input Offset Current (V _{CM} = 0 Note 5) $T_A = +25^{\circ}C$	10		0.02	0.1		0.00	١,,	
$T_A = 0^{\circ}C \text{ to } +70^{\circ}C$		_	0.02	0.1 2.0	_	0.02	0.1 2.0	nA
$T_A = -55^{\circ}C \text{ to } + 125^{\circ}C$		_	_	25	_	_	2.0	
Large Signal Voltage Gain (VO = ±10 V, RL = 2.0 k)	AVOL							V/mV
T _A = +25℃	NVOL	50	80	_	25	80	_	VALUE
$T_A = T_{low}$ to T_{high}		25	_	_	15	-	_	
Output Voltage Swing	Voн					-		v
$R_L = 2.0 \text{ k}, T_A = +25^{\circ}\text{C}$	0,,	13.2	13.7	_	13.2	13.7	_	
$R_L = 10 \text{ k}, T_A = +25^{\circ}\text{C}$		13.4	13.9	_	13.4	13.9	_	
$R_L = 10 \text{ k}, T_A = T_{low} \text{ to } T_{high}$		13.4	-		13.4	<u> </u>		
$R_{\ell} = 2.0 \text{ k}, T_{\Delta} = +25^{\circ}\text{C}$	VOL							
$R_L = 10 \text{ k}, T_A = +25 ^{\circ}\text{C}$		_	- 14.1 - 14.7		_	- 14.1 - 14.7	- 13.5	
$R_L = 10 \text{ k}, T_A = T_{low} \text{ to } T_{high}$		_	- 14.7	- 14.0	_	- 14.7	- 14.1 - 14.0	
				. , ,,,			14.0	
Output Short-Circuit Current (TA = +25°C)	Isc							mA
Input Overdrive = 1.0 V, Output to Ground Source		20	31		20	31		
Sink		20	28	_	20	28	_	
Input Common Mode Voltage Range	Vice) to			1) 40	V
$T_A = +25^{\circ}C$	VICR	(V _{EE} + 4.0) to (V _{EE} + 4.0) to (V _{CC} - 2.0)			V			
Common Mode Rejection Ratio (R _S ≤ 10 k, T _A = +25°C)	CMRR	75	90	,	70	90		dB
Power Supply Rejection Ratio (R _S = 100 Ω , T _A = 25°C)	PSRR	75	86		70	86		dB
Power Supply Current	1				-			mA
Single	ιο							mA
$T_A = +25^{\circ}C$		_	2.5	3.4	_	2.5	3.4	
$T_A = T_{low}$ to T_{high}		-		4.2	_	-	4.2	
Dual			1				-	
$T_A = +25^{\circ}C$]	-	4.9	6.0		4.9	6.0	
$T_A = T_{low}$ to T_{high}		-	-	7.5	_	_	7.5	
Quad T _A = +25°C		_	9.7	11	_	9.7	11	



NOTES: (CONTINUED) 3. $T_{low} = -55$ °C for MC35080,A T_{low} = 0°C for MC34080,A Thigh = +125°C for MC35080,A Thigh = +70°C for MC34080,A MC35081,A MC35082,A MC34081,A MC34082,A MC35081,A MC35082,A MC34081,A MC34081,A MC34083,A MC34084,A MC35083,A MC35084,A MC34083,A MC35083.A MC35085,A MC34085,A MC35085,A

^{4.} See application information for typical changes in input offset voltage due to solderability and temperature cycling.

5. Limits at T_A = +25°C are guaranteed by high temperature (T_{high}) testing.

AC ELECTRICAL CHARACTERISTICS ($V_{CC} = +15 \text{ V}, V_{EE} = -15 \text{ V}, T_A = +25 ^{\circ}\text{C}$ unless otherwise noted)

		A Suffix			Non-Suffix			
Characteristic	Symbol	Min	Тур	Max	Min	Тур	Max	Unit
Slew Rate ($V_{in}=-10$ V to $+10$ V, R _L = 2.0 k, C _L = 100 pF) Compensated A _V = $+1.0$ A _V = -1.0 Decompensated A _V = $+2.0$ A _V = -1.0	SR	20 — 40 —	25 30 50 50		20 — 40	25 30 50 50		V/µs
Settling Time (10 V Step, Ay $=-1.0$) To 0.10% (\pm ½ LSB of 9-Bits) To 0.01% (\pm ½ LSB of 12-Bits)	t _S	_	0.72 1.6	_	_	0.72 1.6		μs
Gain Bandwidth Product (f = 200 kHz) Compensated Decompensated	GBW	6.0 12	8.0 16	_	6.0 12	8.0 16	=	MHz
Power Bandwidth (RL = 2.0 k, V _Q = 20 V _{p-p} , THD = 5.0%) Compensated A _V = $+1.0$ Decompensated A _V = -1.0	BWp	-	400 800		_	400 800	_	kHz
Phase Margin (Compensated) $R_L = 2.0 \text{ k}$ $R_L = 2.0 \text{ k}$, $C_L = 100 \text{ pF}$	φm	_	55 39		_	55 39		Degre
Gain Margin (Compensated) $ \begin{array}{ll} R_L = 2.0 \; k \\ R_L = 2.0 \; k, \; C_L = 100 \; pF \end{array} $	A _m	_	7.6 4.5	_	_	7.6 4.5		dB
Equivalent Input Noise Voltage $R_S = 100 \ \Omega, \ f = 1.0 \ kHz$	en	_	30	-	_	30	_	nV/ √Hz
Equivalent Input Noise Current (f = 1.0 kHz)	l _n	_	0.01	_		0.01		pA/ √Hz
Input Capacitance	Ci	_	5.0	_	_	5.0		pF
Input Resistance	rį	-	1012	_	_	1012		Ω
Total Harmonic Distortion $A_V = +10$, $R_L = 2.0$ k, $2.0 \le V_O \le 20$ V_{p-p} , $f = 10$ kHz	THD	_	0.05	-	_	0.05	_	%
Channel Separation (f = 10 kHz)	_ 1	_	120		_	120		dB
Open-Loop Output Impedance (f = 1.0 MHz)	z _o	_	35	_	_	35		Ω

TYPICAL PERFORMANCE CURVES

FIGURE 1 — INPUT COMMON MODE VOLTAGE RANGE versus TEMPERATURE









FIGURE 2 — INPUT BIAS CURRENT Versus TEMPERATURE

















FIGURE 9 — OUTPUT IMPEDANCE versus FREQUENCY




FIGURE 10 — OUTPUT IMPEDANCE versus FREQUENCY




FIGURE 11 — OUTPUT VOLTAGE SWING versus FREQUENCY




FIGURE 12 — OUTPUT DISTORTION versus FREQUENCY





FIGURE 13 — OPEN-LOOP VOLTAGE GAIN Versus TEMPERATURE








FIGURE 20 — GAIN MARGIN versus LOAD CAPACITANCE





25

TA, AMBIENT TEMPERATURE (°C)

FIGURE 22 — GAIN MARGIN versus TEMPERATURE





FIGURE 23 — NORMALIZED SLEW RATE versus TEMPERATURE

75

100




MC34084 TRANSIENT RESPONSE $A_V = +1.0$, $R_L = 2.0$ k, $V_{CC}/V_{EE} = \pm 15$ V, $T_A = 25$ °C

FIGURE 24 — SMALL-SIGNAL

Vertical = 50 mV/Div Horizontal 0.2 µs/Div $C_L = 10 pF$ 0 -

FIGURE 25 --- LARGE-SIGNAL



MC34085 TRANSIENT RESPONSE $A_V = \pm 2.0$, $R_L = 2.0$ k, $V_{CC}/V_{EE} = \pm 15$ V, $T_A = 25$ °C

FIGURE 26 — SMALL-SIGNAL






FIGURE 27 — LARGE-SIGNAL





APPLICATIONS INFORMATION

The bandwidth and slew rate of the MC34080 series is nearly double that of currently available general purpose JFET op-amps. This improvement in ac performance is due to the P-channel JFET differential input stage driving a compensated miller integration amplifier in conjunction with an all NPN output stage.

The all NPN output stage offers unique advantages over the more conventional NPN/PNP transistor Class AB output stage. With a 10 k load resistance, the op-amp can typically swing within I.0 V of the positive rail (VCC), and within 0.3 volts of the negative rail (VEE), providing a 28.7 Vp - p swing from ± 15 volt supplies. This large output swing becomes most noticeable at lower supply voltages. If the load resistance is referenced to VCC instead of ground, the maximum possible output swing can be achieved for a given supply voltage. For light load currents, the load resistance will pull the output to VCC during the positive swing and the NPN output transistor will pull the output very near VEE during the negative swing. The load resistance value should be much less than that of the feedback resistance to maximize pull-up capability.

The all NPN transistor output stage is also inherently fast, contributing to the operational amplifier's high gain-bandwidth product and fast settling time. The associated high frequency output impedance is 50 ohms (typical) at 8.0 MHz. This allows driving capacitive loads from 0 to 300 pF without oscillations over the military temperature range, and over the full range of output swing. The 55° phase margin and 7.6 dB gain margin as well as the general gain and phase characteristics are virtually independent of the sink/source output swing conditions. The high frequency characteristics of the MC34080 series is especially useful for active filter applications.

The common mode input range is from 2.0 volts below the positive rail (VCC) to 4.0 volts above the neg-

ative rail (V_{EE}). The amplifier remains active if the inputs are biased at the positive rail. This may be useful for some applications in that single supply operation is possible with a single negative supply. However, a degradation of offset voltage and voltage gain may result.

Phase reversal does not occur if either the inverting or noninverting input (or both) exceeds the positive common mode limit. If either input (or both) exceeds the negative common mode limit, the output will be in the high state. The input stage also allows a differential up to ± 44 volts, provided the maximum input voltage range is not exceeded. The supply voltage operating range is from ± 5.0 V to ± 22 V.

For optimum frequency performance and stability careful component placement and printed circuit board layout should be exercised. For example, long unshielded input or output leads may result in unwanted input-output coupling. In order to reduce the input capacitance, resistors connected to the input pins should be physically close to these pins. This not only minimizes the input pole for optimum frequency response, but also minimizes extraneous "pickup" at this node.

Supply decoupling with adequate capacitance close to the supply pin is also important, particularly over temperature, since many types of decoupling capacitors exhibit large impedance changes over temperature.

Primarily due to the JFET inputs of the op amp, the input offset voltage may change due to temperature cycling and board soldering. After 20 temperature cycles ($-55^{\circ}\mathrm{C}$ to $165^{\circ}\mathrm{C}$), the typical standard deviation for input offset voltage is $559~\mu\mathrm{V}$ and $473~\mu\mathrm{V}$ in the plastic and ceramic packages respectively. With respect to board soldering (260°C, 10 seconds) the typical standard deviation for input offset voltage is $525~\mu\mathrm{V}$ and $227~\mu\mathrm{V}$ in the plastic and ceramic package respectively. Socketed plastic or ceramic packaged devices should be used over a minimal temperature range for optimum input offset voltage performance.

FIGURE 34 — OFFSET NULLING CIRCUIT

