Analog Multiplexers/Demultiplexers

The MC14051B, MC14052B, and MC14053B analog multiplexers are digitally—controlled analog switches. The MC14051B effectively implements an SP8T solid state switch, the MC14052B a DP4T, and the MC14053B a Triple SPDT. All three devices feature low ON impedance and very low OFF leakage current. Control of analog signals up to the complete supply voltage range can be achieved.

- Triple Diode Protection on Control Inputs
- Switch Function is Break Before Make
- Supply Voltage Range = 3.0 Vdc to 18 Vdc
- Analog Voltage Range (V_{DD} V_{EE}) = 3.0 to 18 V
 Note: V_{EE} must be ≤ V_{SS}
- Linearized Transfer Characteristics
- Low-noise 12 nV/ $\sqrt{\text{Cycle}}$, f \geq 1.0 kHz Typical
- Pin-for-Pin Replacement for CD4051, CD4052, and CD4053
- For 4PDT Switch, See MC14551B
- For Lower R_{ON}, Use the HC4051, HC4052, or HC4053 High–Speed CMOS Devices

MAXIMUM RATINGS (Note 1.)

Symbol	Parameter	Value	Unit
V _{DD}	DC Supply Voltage (Referenced to V _{EE} , V _{SS} ≥ V _{EE})	-0.5 to +18.0	V
V _{in} , V _{out}	Input or Output Voltage Range (DC or Transient) (Referen– ced to V _{SS} for Control Inputs and V _{EE} for Switch I/O)	-0.5 to V _{DD} + 0.5	٧
l _{in}	Input Current (DC or Transient) per Control Pin	±10	mA
I _{SW}	Switch Through Current	±25	mA
P _D	Power Dissipation, per Package (Note 2.)	500	mW
T _A	Ambient Temperature Range	-55 to +125	°C
T _{stg}	Storage Temperature Range	-65 to +150	°C
TL	Lead Temperature (8–Second Soldering)	260	°C

- Maximum Ratings are those values beyond which damage to the device may occur.
- Temperature Derating: Plastic "P and D/DW" Packages: – 7.0 mW/°C From 65°C To 125°C

This device contains protection circuitry to guard against damage due to high static voltages or electric fields. However, precautions must be taken to avoid applications of any voltage higher than maximum rated voltages to this high–impedance circuit. For proper operation, V_{in} and V_{out} should be constrained to the range $V_{SS} \leq (V_{in} \text{ or } V_{out}) \leq V_{DD}.$

Unused inputs must always be tied to an appropriate logic voltage level (e.g., either V_{SS} , V_{EE} or V_{DD}). Unused outputs must be left open.



http://onsemi.com

MARKING DIAGRAMS




PDIP-16 P SUFFIX CASE 648





SOIC-16 D SUFFIX CASE 751B






TSSOP-16 DT SUFFIX CASE 948F





SOEIAJ-16 F SUFFIX CASE 966




XX = Specific Device Code
A = Assembly Location
WL or L = Wafer Lot


WL or L = Wafer Lot YY or Y = Year WW or W = Work Week

ORDERING INFORMATION

See detailed ordering and shipping information in the package dimensions section on page 12 of this data sheet.



Note: Control Inputs referenced to V_{SS} , Analog Inputs and Outputs reference to V_{EE} . V_{EE} must be $\leq V_{SS}$.



ELECTRICAL CHARACTERISTICS

				- 5	5°C		25°C		12	5°C	
Characteristic	Symbol	V_{DD}	Test Conditions	Min	Max	Min	Тур (3.)	Max	Min	Max	Unit
SUPPLY REQUIREMENTS	(Voltages F	Referen	ced to V _{EE})								
Power Supply Voltage Range	V _{DD}	_	$V_{DD} - 3.0 \ge V_{SS} \ge V_{EE}$	3.0	18	3.0	_	18	3.0	18	V
Quiescent Current Per Package	I _{DD}	5.0 10 15	$\begin{split} & \text{Control Inputs:} \\ & V_{\text{in}} = V_{\text{SS}} \text{ or } V_{\text{DD}}, \\ & \text{Switch I/O: } V_{\text{EE}} \leq V_{\text{I/O}} \\ & \leq V_{\text{DD}}, \text{ and } \Delta V_{\text{switch}} \\ & \leq 500 \text{ mV } ^{(4.)} \end{split}$	_ _ _	5.0 10 20	_ _ _	0.005 0.010 0.015	5.0 10 20	_ _ _	150 300 600	μΑ
Total Supply Current (Dynamic Plus Quiescent, Per Package	I _{D(AV)}	5.0 10 15	$\begin{split} T_A &= 25^{\circ}C \text{ only (The }\\ \text{channel component,}\\ (V_{in} - V_{out})/R_{on}, \text{ is }\\ \text{not included.)} \end{split}$		Typical	((0.07 μA/kHz 0.20 μA/kHz 0.36 μA/kHz) f + I _{DD}			μА
CONTROL INPUTS — INHI	1		i								
Low-Level Input Voltage	V _{IL}	5.0 10 15	R _{on} = per spec, I _{off} = per spec	— — —	1.5 3.0 4.0	— — —	2.25 4.50 6.75	1.5 3.0 4.0	_ _ _	1.5 3.0 4.0	V
High-Level Input Voltage	V _{IH}	5.0 10 15	R _{on} = per spec, I _{off} = per spec	3.5 7.0 11	_ _ _	3.5 7.0 11	2.75 5.50 8.25	_ _ _	3.5 7.0 11		V
Input Leakage Current	I _{in}	15	V _{in} = 0 or V _{DD}	_	± 0.1	_	±0.00001	± 0.1	_	1.0	μΑ
Input Capacitance	C _{in}	_			_	_	5.0	7.5	_	_	pF
SWITCHES IN/OUT AND C	OMMONS	OUT/IN	— X, Y, Z (Voltages Refer	renced	to V _{EE})						
Recommended Peak-to-Peak Voltage Into or Out of the Switch	V _{I/O}	_	Channel On or Off	0	V _{DD}	0	_	V _{DD}	0	V _{DD}	V _{PP}
Recommended Static or Dynamic Voltage Across the Switch ^(4.) (Figure 5)	ΔV_{switch}	_	Channel On	0	600	0	_	600	0	300	mV
Output Offset Voltage	Voo	_	V _{in} = 0 V, No Load	_	_	_	10	_	_	_	μV
ON Resistance	R _{on}	5.0 10 15	$\begin{array}{l} \Delta V_{Switch} \leq 500 \text{ mV} \ ^{(4.)} \\ V_{in} = V_{IL} \text{ or } V_{IH} \\ \text{ (Control), and } V_{in} = \\ 0 \text{ to } V_{DD} \text{ (Switch)} \end{array}$	_ _ _	800 400 220		250 120 80	1050 500 280	_ _ _	1200 520 300	Ω
ΔON Resistance Between Any Two Channels in the Same Package	ΔR _{on}	5.0 10 15		_ _ _	70 50 45	_ _ _	25 10 10	70 50 45	_ _ _	135 95 65	Ω
Off-Channel Leakage Current (Figure 10)	l _{off}	15	V _{in} = V _{IL} or V _{IH} (Control) Channel to Channel or Any One Channel	_	± 100	_	± 0.05	± 100	_	±1000	nA
Capacitance, Switch I/O	C _{I/O}	_	Inhibit = V _{DD}	_	-	_	10	_	_	_	pF
Capacitance, Common O/I	C _{O/I}	_	Inhibit = V _{DD} (MC14051B) (MC14052B) (MC14053B)	_ _ _	_ _ _	_ _ _	60 32 17	_ _ _	_ _ _	_ _ _	pF
Capacitance, Feedthrough (Channel Off)	C _{I/O}	_	Pins Not Adjacent Pins Adjacent	_	_	_	0.15 0.47	_	_	_ _	pF

^{3.} Data labeled "Typ" is not to be used for design purposes, but is intended as an indication of the IC's potential performance.

^{4.} For voltage drops across the switch (ΔV_{switch}) > 600 mV (> 300 mV at high temperature), excessive V_{DD} current may be drawn, i.e. the current out of the switch may contain both V_{DD} and switch input components. The reliability of the device will be unaffected unless the Maximum Ratings are exceeded. (See first page of this data sheet.)

ELECTRICAL CHARACTERISTICS (5.) (C_L = 50 pF, T_A = 25°C) ($V_{EE} \le V_{SS}$ unless otherwise indicated)

Characteristic	Symbol	V _{DD} – V _{EE} Vdc	Typ ^(6.) All Types	Max	Unit
Propagation Delay Times (Figure 6) Switch Input to Switch Output ($R_L = 10 \text{ k}\Omega$) MC14051	t _{PLH} , t _{PHL}				ns
t_{PLH} , t_{PHL} = (0.17 ns/pF) C_L + 26.5 ns t_{PLH} , t_{PHL} = (0.08 ns/pF) C_L + 11 ns t_{PLH} , t_{PHL} = (0.06 ns/pF) C_L + 9.0 ns		5.0 10 15	35 15 12	90 40 30	
MC14052 $t_{PLH}, t_{PHL} = (0.17 \text{ ns/pF}) C_L + 21.5 \text{ ns} $ $t_{PLH}, t_{PHL} = (0.08 \text{ ns/pF}) C_L + 8.0 \text{ ns} $ $t_{PLH}, t_{PHL} = (0.06 \text{ ns/pF}) C_L + 7.0 \text{ ns} $		5.0 10 15	30 12 10	75 30 25	ns
$\begin{aligned} &\text{MC14053} \\ &t_{\text{PLH}}, t_{\text{PHL}} = (0.17 \text{ ns/pF}) \text{ C}_{\text{L}} + 16.5 \text{ ns} \\ &t_{\text{PLH}}, t_{\text{PHL}} = (0.08 \text{ ns/pF}) \text{ C}_{\text{L}} + 4.0 \text{ ns} \\ &t_{\text{PLH}}, t_{\text{PHL}} = (0.06 \text{ ns/pF}) \text{ C}_{\text{L}} + 3.0 \text{ ns} \end{aligned}$		5.0 10 15	25 8.0 6.0	65 20 15	ns
Inhibit to Output ($R_L = 10 \text{ k}\Omega$, $V_{EE} = V_{SS}$) Output "1" or "0" to High Impedance, or High Impedance to "1" or "0" Level MC14051B	t _{PHZ} , t _{PLZ} , t _{PZH} , t _{PZL}	5.0 10	350 170	700 340	ns
MC14052B		5.0 10	140 300 155	280 600 310	ns
MC14053B		5.0 10 15	125 275 140 110	250 550 280 220	ns
Control Input to Output ($R_L = 10 \text{ k}\Omega$, $V_{EE} = V_{SS}$) MC14051B	t _{PLH} , t _{PHL}	5.0 10 15	360 160 120	720 320 240	ns
MC14052B		5.0 10 15	325 130 90	650 260 180	ns
MC14053B		5.0 10 15	300 120 80	600 240 160	ns
Second Harmonic Distortion $(R_L = 10K\Omega, f = 1 \text{ kHz}) V_{in} = 5 V_{PP}$	_	10	0.07	_	%
Bandwidth (Figure 7) ($R_L = 1 \text{ k}\Omega, V_{in} = 1/2 \text{ (V}_{DD} - V_{EE}) \text{ p-p, } C_L = 50 \text{pF}$ $20 \text{ Log (V}_{out}/V_{in}) = -3 \text{ dB})$	BW	10	17	_	MHz
Off Channel Feedthrough Attenuation (Figure 7) $R_L = 1K\Omega, \ V_{in} = 1/2 \ (V_{DD} - V_{EE}) \ p-p$ $f_{in} = 4.5 \ MHz - MC14051B$ $f_{in} = 30 \ MHz - MC14052B$ $f_{in} = 55 \ MHz - MC14053B$	_	10	- 50	_	dB
Channel Separation (Figure 8) $ (R_L = 1 \text{ k}\Omega, \text{ V}_{\text{in}} = 1/2 \text{ (V}_{\text{DD}} \text{V}_{\text{EE}}) \text{ pp}, \\ f_{\text{in}} = 3.0 \text{ MHz} $	_	10	- 50	_	dB
Crosstalk, Control Input to Common O/I (Figure 9) $(R_1 = 1 \text{ k}\Omega, R_L = 10 \text{ k}\Omega$ $\text{Control } t_{TLH} = t_{THL} = 20 \text{ ns, Inhibit} = V_{SS})$	_	10	75	_	mV

^{5.} The formulas given are for the typical characteristics only at 25°C.
6. Data labelled "Typ" is not lo be used for design purposes but In intended as an indication of the IC's potential performance.




Figure 1. Switch Circuit Schematic

TRUTH TABLE

Cont	rol In	puts	5						
	s	elec	t	ON Switches					
Inhibit	C*	В	Α	MC14051B	MC14	1052B	MC	1405	3B
0	0	0	0	X0	Y0	X0	Z0	Y0	Х0
0	0	0	1	X1	Y1	X1	Z0	Y0	X1
0	0	1	0	X2	Y2	X2	Z0	Y1	X0
0	0	1	1	Х3	Y3	Х3	Z0	Y1	X1
0	1	0	0	X4			Z1	Y0	Х0
0	1	0	1	X5			Z1	Y0	X1
0	1	1	0	X6			Z1	Y1	X0
0	1	1	1	X7			Z1	Y1	X1
1	х	Х	Х	None	No	ne		None	

*Not applicable for MC14052




Figure 2. MC14051B Functional Diagram




Figure 3. MC14052B Functional Diagram




Figure 4. MC14053B Functional Diagram

x = Don't Care

TEST CIRCUITS




Figure 5. ΔV Across Switch




Figure 6. Propagation Delay Times, Control and Inhibit to Output

 $\mathsf{A},\,\mathsf{B},\,\mathsf{and}\,\mathsf{C}$ inputs used to turn ON or OFF




Figure 7. Bandwidth and Off-Channel Feedthrough Attenuation




Figure 8. Channel Separation (Adjacent Channels Used For Setup)




Figure 9. Crosstalk, Control Input to Common O/I

NOTE: See also Figures 7 and 8 in the MC14016B data sheet.




Figure 10. Off Channel Leakage





Figure 11. Channel Resistance (R_{ON}) Test Circuit

TYPICAL RESISTANCE CHARACTERISTICS







Figure 12. $V_{DD} = 7.5 \text{ V}, V_{EE} = -7.5 \text{ V}$

700 600 R_{ON}, "ON" RESISTANCE (OHMS) 500 400 300 T_A = 125°C 200 100 -55°C -8.0 -6.0-4.0 -2.00

Figure 13. $V_{DD} = 5.0 \text{ V}, V_{EE} = -5.0 \text{ V}$



V_{in}, INPUT VOLTAGE (VOLTS) Figure 14. V_{DD} = 2.5 V, V_{EE} = -2.5 V

Figure 15. Comparison at 25°C, $V_{DD} = -V_{EE}$

APPLICATIONS INFORMATION

Figure A illustrates use of the on–chip level converter detailed in Figures 2, 3, and 4. The 0–to–5 V Digital Control signal is used to directly control a 9 V_{p-p} analog signal.

The digital control logic levels are determined by V_{DD} and V_{SS} . The V_{DD} voltage is the logic high voltage; the V_{SS} voltage is logic low. For the example, $V_{DD} = +5$ V = logic high at the control inputs; $V_{SS} = GND = 0$ V = logic low.

The maximum analog signal level is determined by V_{DD} and V_{EE} . The V_{DD} voltage determines the maximum recommended peak above V_{SS} . The V_{EE} voltage determines the maximum swing below V_{SS} . For the example, $V_{DD} - V_{SS} = 5$ V maximum swing above V_{SS} ; $V_{SS} - V_{EE} = 5$ V maximum swing below V_{SS} . The example shows a ± 4.5 V signal which allows a 1/2 volt margin at each

peak. If voltage transients above V_{DD} and/or below V_{EE} are anticipated on the analog channels, external diodes (Dx) are recommended as shown in Figure B. These diodes should be small signal types able to absorb the maximum anticipated current surges during clipping.

The *absolute* maximum potential difference between V_{DD} and V_{EE} is 18.0 V. Most parameters are specified up to 15 V which is the *recommended* maximum difference between V_{DD} and V_{EE} .

Balanced supplies are not required. However, V_{SS} must be greater than or equal to V_{EE} . For example, V_{DD} = + 10 V, V_{SS} = + 5 V, and V_{EE} – 3 V is acceptable. See the Table below.




Figure A. Application Example





Figure B. External Germanium or Schottky Clipping Diodes

POSSIBLE SUPPLY CONNECTIONS

V _{DD} In Volts	V _{SS} In Volts	V _{EE} In Volts	Control Inputs Logic High/Logic Low In Volts	Maximum Analog Signal Range In Volts
+ 8	0	-8	+ 8/0	$+ 8 \text{ to } - 8 = 16 \text{ V}_{p-p}$
+ 5	0	- 12	+ 5/0	$+ 5 \text{ to} - 12 = 17 \text{ V}_{p-p}$
+ 5	0	0	+ 5/0	$+ 5 \text{ to } 0 = 5 \text{ V}_{p-p}$
+ 5	0	- 5	+ 5/0	$+ 5 \text{ to } - 5 = 10 \text{ V}_{p-p}$
+ 10	+ 5	- 5	+ 10/ + 5	$+ 10 \text{ to } - 5 = 15 \text{ V}_{p-p}$

PACKAGE DIMENSIONS




NOTES:

- DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982.
- Y14.5M, 1982.
 CONTROLLING DIMENSION: INCH.
 DIMENSION L TO CENTER OF LEADS WHEN
 FORMED PARALLEL.
 DIMENSION B DOES NOT INCLUDE MOLD FLASH.
 ROUNDED CORNERS OPTIONAL.

	INC	HES	MILLIN	IETERS
DIM	MIN	MAX	MIN	MAX
Α	0.740	0.770	18.80	19.55
В	0.250	0.270	6.35	6.85
С	0.145	0.175	3.69	4.44
D	0.015	0.021	0.39	0.53
F	0.040	0.70	1.02	1.77
G	0.100	BSC	2.54 BSC	
Н	0.050	BSC	1.27 BSC	
J	0.008	0.015	0.21	0.38
K	0.110	0.130	2.80	3.30
L	0.295	0.305	7.50	7.74
M	0°	10 °	0°	10 °
S	0.020	0.040	0.51	1.01

SOIC-16 **D SUFFIX**

PLASTIC SOIC PACKAGE CASE 751B-05




- 1. DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982. 2. CONTROLLING DIMENSION: MILLIMETER.
- DIMENSIONS A AND B DO NOT INCLUDE MOLD PROTRUSION.

 MAXIMUM MOLD PROTRUSION 0.15 (0.006)
- PER SIDE.
 DIMENSION D DOES NOT INCLUDE DAMBAR
- PROTRUSION. ALLOWABLE DAMBAR PROTRUSION SHALL BE 0.127 (0.005) TOTAL IN EXCESS OF THE D DIMENSION AT MAXIMUM MATERIAL CONDITION.

	MILLIN	IETERS	INC	HES
DIM	MIN	MAX	MIN	MAX
Α	9.80	10.00	0.386	0.393
В	3.80	4.00	0.150	0.157
С	1.35	1.75	0.054	0.068
D	0.35	0.49	0.014	0.019
F	0.40	1.25	0.016	0.049
G	1.27	BSC	0.050 BSC	
J	0.19	0.25	0.008	0.009
K	0.10	0.25	0.004	0.009
М	0°	7°	0°	7°
Р	5.80	6.20	0.229	0.244
R	0.25	0.50	0.010	0.019

PACKAGE DIMENSIONS

TSSOP-16 **DT SUFFIX** PLASTIC TSSOP PACKAGE CASE 948F-01 **ISSUE O**



NOTES:

- ES:
 DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982.
 CONTROLLING DIMENSION: MILLIMETER.
- B. DIMENSION A DOES NOT INCLUDE MOLD FLASH. PROTRUSIONS OR GATE BURRS. MOLD FLASH OR GATE BURRS SHALL NOT EXCEED 0.15
- (0.006) PER SIDE.


 4. DIMENSION B DOES NOT INCLUDE INTERLEAD FLASH OR PROTRUSION. INTERLEAD FLASH OR PROTRUSION SHALL NOT EXCEED 0.25 (0.010) PER SIDE.


 5. DIMENSION B DOES NOT INCLUDE DAMBAR
- PROTRUSION. ALLOWABLE DAMBAR
 PROTRUSION SHALL BE 0.08 (0.003) TOTAL IN
 EXCESS OF THE K DIMENSION AT MAXIMUM
 MATERIAL CONDITION.
- 6. TERMINAL NUMBERS ARE SHOWN FOR REFERENCE ONLY.
- 7. DIMENSION A AND B ARE TO BE DETERMINED AT DATUM PLANE -W-.


	MILLIN	IETERS	INC	HES
DIM	MIN	MAX	MIN	MAX
Α	4.90	5.10	0.193	0.200
В	4.30	4.50	0.169	0.177
С		1.20		0.047
D	0.05	0.15	0.002	0.006
F	0.50	0.75	0.020	0.030
G	0.65	BSC	0.026 BSC	
Н	0.18	0.28	0.007	0.011
J	0.09	0.20	0.004	0.008
J1	0.09	0.16	0.004	0.006
K	0.19	0.30	0.007	0.012
K1	0.19	0.25	0.007	0.010
L	6.40 BSC			BSC
M	0°	8°	0°	8°

PACKAGE DIMENSIONS

SOEIAJ-16 **F SUFFIX** PLASTIC EIAJ SOIC PACKAGE CASE 966-01 **ISSUE O**







- OTES:

 1. DIMENSIONING AND TOLERANCING PER ANSI Y14,5M, 1982.

 2. CONTROLLING DIMENSION: MILLIMETER.

 3. DIMENSIONS D AND E DO NOT INCLUDE MOLD FLASH OR PROTRUSIONS AND ARE MEASURED AT THE PARTING LINE. MOLD FLASH OR PROTRUSIONS SHALL NOT EXCEED 0.15 (n. 00.4) PEP SIDE
- OR PRO INUSIONS SHALL NOT EXCEED 0.15 (0.006) PER SIDE.

 4. TERMINAL NUMBERS ARE SHOWN FOR REFERENCE ONLY.

 5. THE LEAD WIDTH DIMENSION, &LLOWABLE NUMBER PROTRUSION, ALLOWABLE NUMBER PROTRUS INCLUDE DAMBAR PROTROSION. ALLOWABLE
 DAMBAR PROTRUSION SHALL BE 0.08 (0.003)
 TOTAL IN EXCESS OF THE LEAD WIDTH
 DIMENSION AT MAXIMUM MATERIAL CONDITION.
 DAMBAR CANNOT BE LOCATED ON THE LOWER
 RADIUS OR THE FOOT. MINIMUM SPACE
 BETWEEN PROTRUSIONS AND ADJACENT LEAD

	MILLIN	METERS	INC	HES
DIM	MIN	MAX	MIN	MAX
Α		2.05		0.081
A ₁	0.05	0.20	0.002	0.008
b	0.35	0.50	0.014	0.020
С	0.18	0.27	0.007	0.011
D	9.90	10.50	0.390	0.413
Ε	5.10	5.45	0.201	0.215
е	1.27	BSC	0.050 BSC	
HE	7.40	8.20	0.291	0.323
L	0.50	0.85	0.020	0.033
LE	1.10	1.50	0.043	0.059
M	0 °	10 °	0 °	10°
Q ₁	0.70	0.90	0.028	0.035
Z		0.78		0.031

ORDERING & SHIPPING INFORMATION:

Device	Package	Shipping
MC14051BCP	PDIP-16	2000 Units per Box
MC14051BD	SOIC-16	48 Units per Rail
MC14051BDR2	SOIC-16	2500 Units / Tape & Reel
MC14051BDT	TSSOP-16	96 Units per Rail
MC14051BDTEL	TSSOP-16	2000 Units / Tape & Reel
MC14051BDTR2	TSSOP-16	2500 Units / Tape & Reel
MC14051BF	SOEIAJ-16	See Note 7.
MC14051BFEL	SOEIAJ-16	See Note 7.
MC14052BCP	PDIP-16	2000 Units per Box
MC14052BD	SOIC-16	48 Units per Rail
MC14052BDR2	SOIC-16	2500 Units / Tape & Reel
MC14052BDT	TSSOP-16	96 Units per Rail
MC14052BDTR2	TSSOP-16	2500 Units / Tape & Reel
MC14052BF	SOEIAJ-16	See Note 7.
MC14052BFEL	SOEIAJ-16	See Note 7.

ORDERING & SHIPPING INFORMATION:

MC14053BCP	PDIP-16	2000 Units per Box
MC14053BD	SOIC-16	48 Units per Rail
MC14053BDR2	SOIC-16	2500 Units / Tape & Reel
MC14053BDT	TSSOP-16	96 Units per Rail
MC14053BDTEL	TSSOP-16	2000 Units / Tape & Reel
MC14053BDTR2	TSSOP-16	2500 Units / Tape & Reel
MC14053BF	SOEIAJ-16	See Note 7.
MC14053BFEL	SOEIAJ-16	See Note 7.

For ordering information on the EIAJ version of the SOIC packages, please contact your local ON Semiconductor representative.

ON Semiconductor and are trademarks of Semiconductor Components Industries, LLC (SCILLC). SCILLC reserves the right to make changes without further notice to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILLC assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. "Typical" parameters which may be provided in SCILLC data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. SCILLC does not convey any license under its patent rights nor the rights of others. SCILLC products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the SCILLC product could create a situation where personal injury or death may occur. Should Buyer purchase or use SCILLC products for any such unintended or unauthorized application, Buyer shall indemnify and hold SCILC and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that SCILLC was negligent regarding the design or manufacture of the part. SCILLC is an Equal Opportunity/Affirmative Action Employer.

PUBLICATION ORDERING INFORMATION

NORTH AMERICA Literature Fulfillment:

Literature Distribution Center for ON Semiconductor P.O. Box 5163, Denver, Colorado 80217 USA

Phone: 303–675–2175 or 800–344–3860 Toll Free USA/Canada **Fax**: 303–675–2176 or 800–344–3867 Toll Free USA/Canada

Email: ONlit@hibbertco.com

Fax Response Line: 303–675–2167 or 800–344–3810 Toll Free USA/Canada

N. American Technical Support: 800-282-9855 Toll Free USA/Canada

EUROPE: LDC for ON Semiconductor - European Support

German Phone: (+1) 303–308–7140 (M–F 1:00pm to 5:00pm Munich Time) Email: ONlit–german@hibbertco.com

rench Phone: (+1) 303–308–7141 (M–F 1:00pm to 5:00pm Toulouse Time)

Email: ONlit-french@hibbertco.com

English Phone: (+1) 303–308–7142 (M–F 12:00pm to 5:00pm UK Time)
Email: ONlit@hibbertco.com

EUROPEAN TOLL-FREE ACCESS*: 00-800-4422-3781

*Available from Germany, France, Italy, England, Ireland

CENTRAL/SOUTH AMERICA:

Spanish Phone: 303–308–7143 (Mon–Fri 8:00am to 5:00pm MST)

Email: ONlit-spanish@hibbertco.com

ASIA/PACIFIC: LDC for ON Semiconductor – Asia Support

Phone: 303-675-2121 (Tue-Fri 9:00am to 1:00pm, Hong Kong Time)

Toll Free from Hong Kong & Singapore: 001–800–4422–3781

Email: ONlit-asia@hibbertco.com

JAPAN: ON Semiconductor, Japan Customer Focus Center 4–32–1 Nishi–Gotanda, Shinagawa–ku, Tokyo, Japan 141–8549

Phone: 81–3–5740–2745 **Email**: r14525@onsemi.com

ON Semiconductor Website: http://onsemi.com

For additional information, please contact your local Sales Representative.

This datasheet has been downloaded from:

www. Data sheet Catalog.com

Datasheets for electronic components.