CMOS NAND Gates

High-Voltage Types (20-Volt Rating)


Quad 2 Input — CD4011UB Dual 4 Input — CD4012UB Triple 3 Input — CD4023UB


The RCA-CD4011UB, CD4012UB, and CD4023UB NAND gates provide the system designer with direct implementation of the NAND function and supplement the existing family of CMOS gates.


The CD4011UB, CD4012UB, and CD4023UB types are supplied in 14-lead hermetic dual-in-line ceramic packages (D and F suffixes), 14-lead dual-in-line plastic packages (E suffix), 14-lead ceramic flat packages (K suffix), and in chip form (H suffix).


Features:


- Propagation delay time = 30 ns (typ). at C_L = 50 pF, V_{DD} = 10 V
- Standardized symmetrical output characteristics
- 100% tested for quiescent current at 20 V
- Maximum input current of 1 μA at 18 V over full package temperature range;
 100 nA at 18 V and 25°C
- 5-V, 10-V, and 15-V parametric ratings
- Meets all requirements of JEDEC Tentative Standard No. 13A, "Standard Specifications for Description of 'B' Series CMOS Devices"











RECOMMENDED OPERATING CONDITIONS

For maximum reliability, nominal operating conditions should be selected so that operation is always within the following ranges.

CHARACTERISTIC	MIN.	MAX.	UNITS
Supply Voltage Range (For TA= Full Package Tem- perature Range)	3	18	٧

-65 to +150°C

+265°C

MAXIMUM RATINGS, Absolute-Maximum Values: DC SUPPLY-VOLTAGE RANGE, (VDD) (Voltages referenced to VSS Terminal) -0.5 to +20 V INPUT VOLTAGE RANGE, ALL INPUTS . -0.5 to V_{DD} +0.5 V DC INPUT CURRENT, ANY ONE INPUT ±10 mA POWER DISSIPATION PER PACKAGE (PD): For TA = -40 to +60°C (PACKAGE TYPE E) For TA = +60 to +85°C (PACKAGE TYPE E) For TA = -55 to +100°C (PACKAGE TYPE D, F, K) For TA = +100 to +125°C (PACKAGE TYPES D, F, K) DEVICE DISSIPATION PER OUTPUT TRANSISTOR 500 mW Derate Linearly at 12 mW/°C to 200 mW 500 mW Derate Linearly at 12 mW/°C to 200 mW FOR TA = FULL PACKAGE-TEMPERATURE RANGE (All Package Types) 100 mW OPERATING-TEMPERATURE RANGE (TA): PACKAGE TYPES D, F, K, H . PACKAGE TYPE E . . . -55 to +125°C -40 to +85°C

BUPPLY VOLTAGE | SINGLE | STATE | STA

Fig. 4 — Minimum and maximum voltage transfer characteristics.

STATIC ELECTRICAL CHARACTERISTICS

STORAGE TEMPERATURE RANGE (Tstg)

LEAD TEMPERATURE (DURING SOLDERING):

At distance $1/16 \pm 1/32$ inch $(1.59 \pm 0.79 \text{ mm})$ from case for 10 s max.

CHARACTER- ISTIC	CONDITIONS			LIMITS AT INDICATED TEMPERATURES (°C) Values at -55 +25, +125 Apply to D, F, K, H Packages Values at -40, +25, +85 Apply to E Package									
	Vo	VIN	v_{DD}						+25		UNITS		
	(v)	(V)	(V)	-55	-40	+85	+125	Min.	Тур.	Max.			
Quiescent Device Current, IDD Max.	-	0,5	5	0.25	0.25	7.5	7.5	_	0.01	0.25	μΑ		
	_	0,10	10	0.5	0.5	15	15	-	0.01	0.5			
		0,15	15	1	1	30	30	_	0.01	1			
	_	0,20	20	5	5	150	150	-	0.02	5			
Output Low	0.4	0,5	5	0.64	0.61	0.42	0.36	0.51	1		mA		
(Sink) Current	0.5	0,10	10	1.6	1.5	1.1	0.9	1.3	2.6				
IOL Min.	1.5	0,15	15	4.2	4	2.8	2.4	3.4	6.8	_			
Output High (Source) Current, IOH Min.	4.6	0,5	5	-0.64	-0.61	-0.42	-0.36	-0.51	1	-			
	2.5	0,5	5	-2	-1.8	-1.3	-1.15	-1.6	-3.2	_			
	9.5	0,10	10	-1.6	-1.5	-1.1	-0.9	-1.3	-2.6	-			
	13.5	0,15	15	-4.2	-4	-2.8	-2.4	3.4	-6.8	-			
Output Voltage:	-	0,5	5	0.05			-	0	0.05	v			
Low-Level, VOL Max.		0,10	10	0.05			_	0	0.05				
VOL WAX.		0,15	15	0.05			-	0	0.05				
Output Voltage:	~	0,5	5	4.95			4.95	5	_				
High-Level,	_	0,10	10	9.95 9.95 10 14.95 14.95 15			9.95	10	-				
VOH Min.		0,15	15				15	-					
Input Low Voltage, VIL Max.	4.5	-	5			1		_	_	1			
	9	_	10	2 2			2						
	13.5	-	15	2.5			-	_	2.5				
Input High Voltage, VIH Min.	0.5,4.5	_	5	4 4			_	٧					
	1,9		10	8			8	_	_	.			
	1.5,13.5	-	15	12.5			12.5	_					
Input Current I _{IN} Max.		0,18	18	±0.1	±0.1	±1	±1	_	±10 ⁵	±0.1	μΑ		




Fig. 5 — Typical voltage transfer characteristics as a function of temperature.




Fig. 6 – Typical multiple input switching transfer characteristics for CD4012UB.




Fig. 7 — Typical current and voltage transfer characteristics.

DYNAMIC ELECTRICAL CHARACTERISTICS

At T_{Δ} = 25°C, Input t_r , t_f = 20 ns, and C_I = 50 pF, R_L = 200k Ω

CHARACTERISTIC	TEST CONDITIONS		ALL TYPES LIMITS		
		V _{DD} VOLTS	TYP.	MAX	UNITS
Propagation Delay Time, ^t PHL ^{, t} PLH		5 10 15	60 30 25	120 60 50	ns
Transition Time, ^t THL ^{, t} TLH		5 10 15	100 50 40	200 100 80	ns
Input Capacitance, C _{IN}	Any Input		10	15	pF




Fig.8 – Typical output low (sink) current characteristics.






Fig. 9 — Minimum output low (sink) current characteristics.



ig. 10 — Typical output high (source) current characteristics.



ig, 11 — Minimum output high (source) current characteristics,




Fig. 12 — Typical propagation delay time vs. load capacitance.




Fig. 13 — Typical transition time vs. load capacitance.




Fig.14 – Typical power dissipation vs. frequency characteristics.




Fig.15 - Quiescent device current test circuit.




Fig. 16 - Input voltage test circuit.







Fig. 17 - Input current test circuit.


TERMINAL ASSIGNMENTS









CHIP PHOTOGRAPHS Dimensions and Pad Layouts



CD4011UBH



CD4023UBH



CD4012UBH

Dimensions in parentheses are in millimeters and are derived from the basic inch dimensions as indicated. Grid graduations are in mils (10^{-3} inch) .

The photographs and dimensions of each CMOS chip represent a chip when it is part of the water. When the water is separated into individual chips, the angle of cleavage may vary with respect to the chip face for different chips. The actual dimensions of the isolated chip, therefore, may differ slightly from the nominal dimensions shown. The user should consider a tolerance of -3 mils to +16 mils applicable to the nominal dimensions shown.