

8.30

9.00

9.30

10.00



2.00

$$x = A' + A'B + AC$$

2.30



6.00 pm

8.00 am

Now Using NOR

8.30

9.00

9.30

10.00

10.30

11.00

11.30

Noon

12.30

1.00

1.30

2.00

2.30

3.00

3.30

4.00

4.30


5.00

5.30

6.00

6.30

6.59



B) Figure 5.54 Using Nand

$$A'B + A'CD + BDD'$$

12.30

1.00

1.30

2.00

2.30

3.00

3.30

4.00

4.30


5.00

5.30

6.00

6.30

6.59





8.00 am

Using NOR

8.30

9.00

9.30

10.00

10.30

11.00

11.30

Noon

12.30

1.00

1.30

2.00

2.30

3.00


3.30

4.00

4.30

5.00

6.00 pm



Q3:

Ans: The JK flip flop is basically a gated SR flip flop with the addition of clock input circuitry that prevents the illegal or invalid output condition. JK flip flop is mostly set in the flip flop to SR which is only one of the two inputs to be set or reset at any time during the normal transition because it eliminates the invalid condition which occurs in SR flip flop however when both inputs J and K are high when the clock input is high is because its output state changes that complement each other.

8.00 am


Q16

Ans:

	J <sub>1</sub>	J <sub>2</sub>	J <sub>3</sub>	J	K <sub>1</sub>	K <sub>2</sub>	K <sub>3</sub>	K
8.30	1	0	0	0	0	0	1	0
9.00	1	1	0	0	1	0	0	0
	0	0	0	0	0	0	1	1
9.30	0	1	1	0	1	1	0	0
	1	1	0	0	0	0	1	0
10.00	0	1	1	0	0	1	0	0
	1	0	0	0	0	1	1	0
10.30								

	J	K	Q
11.00	0	0	0
11.30	0	0	0
	0	1	0
Noon	0	0	0
	0	0	1
12.30	0	0	1
	0	0	1
1.00			

Q17:



$T_1$	$T_2$	$T_3$	$T$	$K_1$	$K_2$	$K_3$	$K$
1	0	1	0	0	0	0	0
0	0	1	0	0	1	0	0
0	1	1	0	1	1	1	1
1	1	1	1	1	1	1	1
1	1	1	1	1	1	1	1
0	1	0	0	0	0	0	0