


	Name: Hassar	O ALI
8.30	ROLL NO. 20P	MUQ
	Section: 2C2	
9.00		06.8
9.30	LAB	14 Manual
	Counters:-	in a second
.00		rs that goes through or pres.
La	cribed seguence	states upon the applicabi
30	0+ in put pulses	states upon tre application scalled a counter and they
	muy bacur of	se of interverset
00	or random	intervels - the sequence of
	states may tollo	w the binary number sequence
)	or any atter	segruence of stetes-Acountain
	that follow the	binery number sequence is
)	Calle birery cour	ter- Courders 212 available
	in two estagerios	ters In a ripple counter
	synchronous cour	
		output transition series
-		or Griggering other flip plaps
	0.5 -0.11	, the dock in puts of some
	The account of the f	Lipflop are tiriggered not by
	1 2 2 2 2 1 9 9 2 1 2 0	not by the common clock
	pulses put patho	not by the common clock by the transition the occurs powpuls - In synchroneous or in pets of all the flippe on clock pulso and the e is determined by the the counter-
	in other full pla	poutputs - In synchroneou
	counters the coo	ce inputs of all beflippe
	recieve the comm	on clock pulso and the
	change of itet	e 10 determined by (re
	present stete	+ the counter-
		330
	C PA	14 Nec
	MRA 12	13 CPb
	Q04 3	12 MRB
-	Q19 (4	11 Qob
	Q19 5	
	Q39 6	10 O1b
	Gn 46 7	9 926
	GIMP 7	8 Q3P
		- first 923





LAU 15
Background Theory:
A register is wed to
Store n bits of information
where n is number of flipflops
A segister Consist of a set
of flip Flops , together with gates
that performs deba processing tasks
The tip flop hold old and
the gates determine the new or
transformed data to be transferred
into the flip flips. The registers
have two types, one simple segistice
and other Negister with parvallel
Loads. The register with parallel
bond is the register in which
We can easily store the value
of our own choice. The ability
of register is controlled by a
Control input, Of Control input is
A then the dela which store
in the register renein STORE in
the registers floother type of
register is known as Shift Vegister

The ships vegster is capable of slightly its stored bit laterally in one or both direction The logical configuration of a Shift register consists of a Chain of flip flops in cascades with the output of one kip the Cornected to the input of another the new flipflop, All thip blop Secience a Common clock pulse which activates the shift from and Stage to The next. - P2 Scanned with CamScanner



Procedure:
Connect the trainer with power supply.
For clock, connect function generator
with the power supply . Keep frequen
Knob on minimum, press the button
For function Of Square wave and
Keep the brequency range on numinum
votale the amplitude knob to mon
and get the output from it
Connect the red alegator clip with
the CP pin of the IC and ground
The back elegator Clip.
Mond the IC 7415194 on the
trainer board
Supply the VCC and GND
Supply the VCC and GND to the pin 16 and 8 respectively.
Wire the pins of IC, refer 18
Wire the pins of IC, refer to the pin configuration
Drive He D's , Dsr , Dsi , So , Si
inputs with input switches on the
trainer board and CP input From
the clock on the trains board
Control the master Qs to the LED