ARM® Cortex®-M4 32b MCU+FPU, 125 DMIPS, 512KB Flash,


128KB RAM, USB OTG FS, 11 TIMs, 1 ADC, 13 comm. interfaces

**Datasheet** - **production data**

## Features

* Dynamic Efficiency Line with BAM (Batch Acquisition Mode)
* Core: ARM® 32-bit Cortex®-M4 CPU with

FPU, Adaptive real-time accelerator (ART Accelerator™) allowing 0-wait state execution

WLCSP49 (3.034 x 3.220 mm)

WLCSP49

LQFP100 (14 × 14 mm)

LQFP64 (10 × 10 mm)



)%\*$

UFQFPN48 UFBGA100

(7 × 7 mm)

(7 × 7 mm)

from Flash memory, frequency up to 100 MHz, memory protection unit,



125 DMIPS/1.25 DMIPS/MHz (Dhrystone 2.1),

and DSP instructions

* Memories
  + up to 512 Kbytes of Flash memory
  + 128 Kbytes of SRAM
* Clock, reset and supply management
  + 1.7 V to 3.6 V application supply and I/Os
  + POR, PDR, PVD and BOR
  + 4-to-26 MHz crystal oscillator
  + Internal 16 MHz factory-trimmed RC
  + 32 kHz oscillator for RTC with calibration
  + Internal 32 kHz RC with calibration
* Power consumption
  + Run: 100 µA/MHz (peripheral off)
  + Stop (Flash in Stop mode, fast wakeup time): 42 µA Typ @ 25C; 65 µA max @25 °C
  + Stop (Flash in Deep power down mode, fast wakeup time): down to 10 µA @ 25 °C; 30 µA max @25 °C
  + Standby: 2.4 µA @25 °C / 1.7 V without RTC; 12 µA @85 °C @1.7 V
  + VBAT supply for RTC: 1 µA @25 °C
* 1×12-bit, 2.4 MSPS A/D converter: up to 16 channels
* General-purpose DMA: 16-stream DMA controllers with FIFOs and burst support
* Up to 11 timers: up to six 16-bit, two 32-bit timers up to 100 MHz, each with up to four IC/OC/PWM or pulse counter and quadrature (incremental) encoder input, two watchdog

timers (independent and window) and a SysTick timer

* Debug mode
  + Serial wire debug (SWD) & JTAG interfaces
  + Cortex-M4 Embedded Trace Macrocell™
* Up to 81 I/O ports with interrupt capability
  + Up to 78 fast I/Os up to 100 MHz
  + Up to 77 5 V-tolerant I/Os
* Up to 13 communication interfaces
  + Up to 3 x I2C interfaces (SMBus/PMBus)
  + Up to 3 USARTs (2 x 12.5 Mbit/s,

1 x 6.25 Mbit/s), ISO 7816 interface, LIN, IrDA, modem control)

* + Up to 5 SPI/I2Ss (up to 50 Mbit/s, SPI or I2S audio protocol), SPI2 and SPI3 with muxed full-duplex I2S to achieve audio class accuracy via internal audio PLL or

external clock

* + SDIO interface (SD/MMC/eMMC)
  + Advanced connectivity: USB 2.0 full-speed device/host/OTG controller with on-chip PHY
* CRC calculation unit
* 96-bit unique ID
* RTC: subsecond accuracy, hardware calendar
* All packages (WLCSP49, LQFP64/100, UFQFPN48, UFBGA100) are ECOPACK®2

**Table 1. Device summary**

|  |  |
| --- | --- |
| **Reference** | **Part number** |
| STM32F411xC | STM32F411CC, STM32F411RC, STM32F411VC |
| STM32F411xE | STM32F411CE, STM32F411RE, STM32F411VE |

**Contents**

1. [Introduction 10](#_bookmark2)
2. [Description 11](#_bookmark3)
   1. [Compatibility with STM32F4 series 13](#_bookmark6)
3. [Functional overview 16](#_bookmark10)
   1. [ARM](#_bookmark11)® Cortex®-M4 with FPU core with embedded Flash and SRAM 16
   2. [Adaptive real-time memory accelerator (ART Accelerator™) 16](#_bookmark12)
   3. [Batch Acquisition mode (BAM) 16](#_bookmark13)
   4. [Memory protection unit 17](#_bookmark15)
   5. [Embedded Flash memory 17](#_bookmark16)
   6. [CRC (cyclic redundancy check) calculation unit 17](#_bookmark18)
   7. [Embedded SRAM 17](#_bookmark19)
   8. [Multi-AHB bus matrix 17](#_bookmark20)
   9. [DMA controller (DMA) 18](#_bookmark22)
   10. [Nested vectored interrupt controller (NVIC) 19](#_bookmark23)
   11. [External interrupt/event controller (EXTI) 19](#_bookmark24)
   12. [Clocks and startup 19](#_bookmark25)
   13. [Boot modes 20](#_bookmark26)
   14. [Power supply schemes 20](#_bookmark27)
   15. [Power supply supervisor 21](#_bookmark29)
       1. [Internal reset ON 21](#_bookmark31)
       2. [Internal reset OFF 21](#_bookmark33)
   16. [Voltage regulator 22](#_bookmark36)
       1. [Regulator ON 22](#_bookmark37)
       2. [Regulator OFF 22](#_bookmark38)
       3. [Regulator ON/OFF and internal power supply supervisor availability 25](#_bookmark42)
   17. [Real-time clock (RTC) and backup registers 25](#_bookmark44)
   18. [Low-power modes 26](#_bookmark45)
   19. [V](#_bookmark47)BAT operation 26
   20. [Timers and watchdogs 27](#_bookmark48)
       1. [Advanced-control timers (TIM1) 27](#_bookmark50)
       2. [General-purpose timers (TIMx) 28](#_bookmark51)
       3. [Independent watchdog 28](#_bookmark53)
       4. [Window watchdog 28](#_bookmark54)
       5. [SysTick timer 29](#_bookmark55)
   21. [Inter-integrated circuit interface (I2C) 29](#_bookmark56)
   22. [Universal synchronous/asynchronous receiver transmitters (USART) 29](#_bookmark58)
   23. [Serial peripheral interface (SPI) 30](#_bookmark60)
   24. [Inter-integrated sound (I](#_bookmark61)2S) 30
   25. [Audio PLL (PLLI2S) 30](#_bookmark62)
   26. [Secure digital input/output interface (SDIO) 31](#_bookmark63)
   27. [Universal serial bus on-the-go full-speed (OTG\_FS) 31](#_bookmark64)
   28. [General-purpose input/outputs (GPIOs) 31](#_bookmark65)
   29. [Analog-to-digital converter (ADC) 32](#_bookmark66)
   30. [Temperature sensor 32](#_bookmark67)
   31. [Serial wire JTAG debug port (SWJ-DP) 32](#_bookmark69)
   32. [Embedded Trace Macrocell™ 32](#_bookmark70)
4. [Pinouts and pin description 33](#_bookmark71)
5. [Memory mapping 54](#_bookmark82)
6. [Electrical characteristics 57](#_bookmark86)
   1. [Parameter conditions 57](#_bookmark87)
      1. [Minimum and maximum values 57](#_bookmark88)
      2. [Typical values 57](#_bookmark89)
      3. [Typical curves 57](#_bookmark90)
      4. [Loading capacitor 57](#_bookmark91)
      5. [Pin input voltage 58](#_bookmark93)
      6. [Power supply scheme 59](#_bookmark95)
      7. [Current consumption measurement 60](#_bookmark98)
   2. [Absolute maximum ratings 60](#_bookmark100)
   3. [Operating conditions 62](#_bookmark107)
      1. [General operating conditions 62](#_bookmark108)
      2. [VCAP1/VCAP2 external capacitors 64](#_bookmark112)
      3. [Operating conditions at power-up/power-down (regulator ON) 64](#_bookmark115)
      4. [Operating conditions at power-up / power-down (regulator OFF) 65](#_bookmark117)
      5. [Embedded reset and power control block characteristics 65](#_bookmark119)
      6. [Supply current characteristics 66](#_bookmark121)
      7. [Wakeup time from low-power modes 79](#_bookmark166)
      8. [External clock source characteristics 81](#_bookmark171)
      9. [Internal clock source characteristics 85](#_bookmark180)
      10. [PLL characteristics 87](#_bookmark185)
      11. [PLL spread spectrum clock generation (SSCG) characteristics 89](#_bookmark190)
      12. [Memory characteristics 90](#_bookmark194)
      13. [EMC characteristics 92](#_bookmark200)
      14. [Absolute maximum ratings (electrical sensitivity) 94](#_bookmark203)
      15. [I/O current injection characteristics 95](#_bookmark207)
      16. [I/O port characteristics 96](#_bookmark209)
      17. [NRST pin characteristics 100](#_bookmark223)
      18. [TIM timer characteristics 101](#_bookmark227)
      19. [Communications interfaces 102](#_bookmark229)
      20. [12-bit ADC characteristics 110](#_bookmark247)
      21. [Temperature sensor characteristics 116](#_bookmark261)
      22. [V](#_bookmark265)BAT monitoring characteristics 116
      23. [Embedded reference voltage 116](#_bookmark267)
      24. [SD/SDIO MMC/eMMC card host interface (SDIO) characteristics 117](#_bookmark270)
      25. [RTC characteristics 119](#_bookmark275)
7. [Package characteristics 120](#_bookmark277)
   1. [Package mechanical data 120](#_bookmark278)
      1. [WLCSP49, 3.034 x 3.22 mm, 0.4 mm pitch wafer level chip](#_bookmark279)

[scale package 121](#_bookmark279)

* + 1. [UFQFPN48, 7 x 7 mm, 0.5 mm pitch package 124](#_bookmark289)
    2. [LQFP64, 10 x 10 mm, 64-pin low-profile quad flat package 127](#_bookmark295)
    3. [LQFP100, 14 x 14 mm, 100-pin low-profile quad flat package 130](#_bookmark301)
    4. [UFBGA100, 7 x 7 mm, 0.5 mm pitch package 133](#_bookmark307)
  1. [Thermal characteristics 136](#_bookmark314)
     1. [Reference document 136](#_bookmark315)

1. [Part numbering 137](#_bookmark316)

[Appendix A Recommendations when using the internal reset OFF 139](#_bookmark319)

[A.1 Operating conditions 139](#_bookmark321)

[Appendix B Application block diagrams 140](#_bookmark323)

* 1. [USB OTG Full Speed (FS) interface solutions 140](#_bookmark325)
  2. [Sensor Hub application example. 141](#_bookmark329)
  3. [Batch Acquisition Mode (BAM) example 143](#_bookmark331)

1. [Revision history 144](#_bookmark333)

**List of tables**

[Table 1. Device summary 1](#_bookmark1)

[Table 2. STM32F411xC/xE features and peripheral counts 12](#_bookmark5)

[Table 3. Regulator ON/OFF and internal power supply supervisor availability 25](#_bookmark43)

[Table 4. Timer feature comparison 27](#_bookmark49)

[Table 5. Comparison of I2C analog and digital filters 29](#_bookmark57)

[Table 6. USART feature comparison 30](#_bookmark59)

[Table 7. Legend/abbreviations used in the pinout table 38](#_bookmark77)

[Table 8. STM32F411xC/xE pin definitions 38](#_bookmark78)

[Table 9. Alternate function mapping 47](#_bookmark80)

[Table 10. STM32F411xC/xE register boundary addresses 54](#_bookmark84)

[Table 11. Voltage characteristics 60](#_bookmark101)

[Table 12. Current characteristics 61](#_bookmark103)

[Table 13. Thermal characteristics 61](#_bookmark106)

[Table 14. General operating conditions 62](#_bookmark109)

[Table 15. Features depending on the operating power supply range 63](#_bookmark111)

[Table 16. VCAP1/VCAP2 operating conditions 64](#_bookmark114)

[Table 17. Operating conditions at power-up / power-down (regulator ON) 64](#_bookmark116)

[Table 18. Operating conditions at power-up / power-down (regulator OFF). 65](#_bookmark118)

[Table 19. Embedded reset and power control block characteristics 65](#_bookmark120)

[Table 20. Typical and maximum current consumption, code with data processing (ART](#_bookmark122)

[accelerator disabled) running from SRAM - V](#_bookmark122)DD = 1.7 V 67

[Table 21. Typical and maximum current consumption, code with data processing (ART](#_bookmark127)

[accelerator disabled) running from SRAM - V](#_bookmark127)DD = 3.6 V 68

[Table 22. Typical and maximum current consumption in run mode, code with data processing](#_bookmark132)

[(ART accelerator enabled except prefetch) running from Flash memory- V](#_bookmark132)DD = 1.7 V 69

[Table 23. Typical and maximum current consumption in run mode, code with data processing](#_bookmark135)

[(ART accelerator enabled except prefetch) running from Flash memory - V](#_bookmark135)DD = 3.6 V 70

[Table 24. Typical and maximum current consumption in run mode, code with data processing](#_bookmark138)

[(ART accelerator disabled) running from Flash memory - V](#_bookmark138)DD = 3.6 V 71

[Table 25. Typical and maximum current consumption in run mode, code with data processing](#_bookmark141)

[(ART accelerator enabled with prefetch) running from Flash memory - V](#_bookmark141)DD = 3.6 V 72

[Table 26. Typical and maximum current consumption in Sleep mode - V](#_bookmark145)DD = 3.6 V 73

[Table 27. Typical and maximum current consumptions in Stop mode - V](#_bookmark149)DD = 1.7 V 73

[Table 28. Typical and maximum current consumption in Stop mode - V](#_bookmark152)DD=3.6 V 74

[Table 29. Typical and maximum current consumption in Standby mode - V](#_bookmark154)DD= 1.7 V 74

[Table 30. Typical and maximum current consumption in Standby mode - V](#_bookmark156)DD= 3.6 V 74

[Table 31. Typical and maximum current consumptions in V](#_bookmark157)BAT mode 75

[Table 32. Switching output I/O current consumption 77](#_bookmark160)

[Table 33. Peripheral current consumption 78](#_bookmark162)

[Table 34. Low-power mode wakeup timings](#_bookmark169)(1) 80

[Table 35. High-speed external user clock characteristics 81](#_bookmark172)

[Table 36. Low-speed external user clock characteristics 82](#_bookmark173)

[Table 37. HSE 4-26 MHz oscillator characteristics 83](#_bookmark176)

[Table 38. LSE oscillator characteristics (f](#_bookmark178)LSE = 32.768 kHz) 84

[Table 39. HSI oscillator characteristics 85](#_bookmark181)

[Table 40. LSI oscillator characteristics 86](#_bookmark183)

[Table 41. Main PLL characteristics 87](#_bookmark186)

[Table 42. PLLI2S (audio PLL) characteristics 88](#_bookmark188)

[Table 43. SSCG parameter constraints 89](#_bookmark191)

[Table 44. Flash memory characteristics 90](#_bookmark195)

[Table 45. Flash memory programming 91](#_bookmark196)

[Table 46. Flash memory programming with V](#_bookmark198)PP voltage 91

[Table 47. Flash memory endurance and data retention 92](#_bookmark199)

[Table 48. EMS characteristics for LQFP100 package 93](#_bookmark201)

[Table 49. EMI characteristics for LQFP100 94](#_bookmark202)

[Table 50. ESD absolute maximum ratings 94](#_bookmark204)

[Table 51. Electrical sensitivities 95](#_bookmark206)

[Table 52. I/O current injection susceptibility 95](#_bookmark208)

[Table 53. I/O static characteristics 96](#_bookmark210)

[Table 54. Output voltage characteristics 98](#_bookmark217)

[Table 55. I/O AC characteristics 99](#_bookmark220)

[Table 56. NRST pin characteristics 100](#_bookmark224)

[Table 57. TIMx characteristics 101](#_bookmark228)

[Table 58. I](#_bookmark230)2C characteristics 102

[Table 59. SCL frequency (f](#_bookmark235)PCLK1= 50 MHz, VDD = VDD\_I2C = 3.3 V) 103

[Table 60. SPI dynamic characteristics 104](#_bookmark236)

[Table 61. I](#_bookmark240)2S dynamic characteristics 107

[Table 62. USB OTG FS startup time 109](#_bookmark243)

[Table 63. USB OTG FS DC electrical characteristics 109](#_bookmark244)

[Table 64. USB OTG FS electrical characteristics 110](#_bookmark246)

[Table 65. ADC characteristics 110](#_bookmark248)

[Table 66. ADC accuracy at f](#_bookmark250)ADC = 18 MHz 112

[Table 67. ADC accuracy at f](#_bookmark251)ADC = 30 MHz 112

[Table 68. ADC accuracy at f](#_bookmark252)ADC = 36 MHz 112

[Table 69. ADC dynamic accuracy at f](#_bookmark253)ADC = 18 MHz - limited test conditions 113

[Table 70. ADC dynamic accuracy at f](#_bookmark255)ADC = 36 MHz - limited test conditions 113

[Table 71. Temperature sensor characteristics 116](#_bookmark262)

[Table 72. Temperature sensor calibration values 116](#_bookmark264)

[Table 73. V](#_bookmark266)BAT monitoring characteristics 116

[Table 74. Embedded internal reference voltage 116](#_bookmark268)

[Table 75. Internal reference voltage calibration values 117](#_bookmark269)

[Table 76. Dynamic characteristics: SD / MMC characteristics 118](#_bookmark273)

[Table 77. Dynamic characteristics: eMMC characteristics V](#_bookmark274)DD = 1.7 V to 1.9 V 119

[Table 78. RTC characteristics 119](#_bookmark276)

[Table 79. STM32F411xC/xE WLCSP49 wafer level chip scale](#_bookmark282)

[package mechanical data 122](#_bookmark282)

[Table 80. WLCSP49 recommended PCB design rules (0.4 mm pitch) 123](#_bookmark285)

[Table 81. UFQFPN48, 7 x 7 mm, 0.5 mm pitch, package mechanical data 124](#_bookmark291)

[Table 82. LQFP64, 10 x 10 mm, 64-pin low-profile quad flat package mechanical data 128](#_bookmark297)

[Table 83. LQPF100, 14 x 14 mm, 100-pin low-profile quad flat package mechanical data 131](#_bookmark303)

[Table 84. UFBGA100, 7 x 7 mm, 0.50 mm pitch, ultra fine pitch ball grid array package](#_bookmark310)

[mechanical data 133](#_bookmark310)

[Table 85. Ordering information scheme 137](#_bookmark317)

[Table 86. Device order codes 138](#_bookmark318)

[Table 87. Limitations depending on the operating power supply range 139](#_bookmark322)

[Table 88. Document revision history 144](#_bookmark334)

**List of figures**

[Figure 1. Compatible board design for LQFP100 package 13](#_bookmark7)

[Figure 2. Compatible board design for LQFP64 package 14](#_bookmark8)

[Figure 3. STM32F411xC/xE block diagram 15](#_bookmark9)

[Figure 4. Multi-AHB matrix 18](#_bookmark21)

[Figure 5. Power supply supervisor interconnection with internal reset OFF 21](#_bookmark35)

[Figure 6. Regulator OFF 23](#_bookmark39)

[Figure 7. Startup in regulator OFF: slow V](#_bookmark40)DD slope -

power-down reset risen after VCAP\_1/VCAP\_2 stabilization 24

[Figure 8. Startup in regulator OFF mode: fast V](#_bookmark41)DD slope -

power-down reset risen before VCAP\_1/VCAP\_2 stabilization 24

[Figure 9. STM32F411xC/xE WLCSP49 pinout 33](#_bookmark72)

[Figure 10. STM32F411xC/xE UFQFPN48 pinout 34](#_bookmark73)

[Figure 11. STM32F411xC/xE LQFP64 pinout 35](#_bookmark74)

[Figure 12. STM32F411xC/xE LQFP100 pinout 36](#_bookmark75)

[Figure 13. STM32F411xC/xE UFBGA100 pinout 37](#_bookmark76)

[Figure 14. Memory map 54](#_bookmark83)

[Figure 15. Pin loading conditions 57](#_bookmark92)

[Figure 16. Input voltage measurement 58](#_bookmark94)

[Figure 17. Power supply scheme 59](#_bookmark96)

[Figure 18. Current consumption measurement scheme 60](#_bookmark99)

[Figure 19. External capacitor C](#_bookmark113)EXT 64

[Figure 20. Typical V](#_bookmark159)BAT current consumption (LSE in low-drive mode and RTC ON) 75

[Figure 21. Low-power mode wakeup 80](#_bookmark167)

[Figure 22. High-speed external clock source AC timing diagram 82](#_bookmark174)

[Figure 23. Low-speed external clock source AC timing diagram 83](#_bookmark175)

[Figure 24. Typical application with an 8 MHz crystal 84](#_bookmark177)

[Figure 25. Typical application with a 32.768 kHz crystal 85](#_bookmark179)

[Figure 26. ACC](#_bookmark182)HSI versus temperature 86

[Figure 27. ACC](#_bookmark184)LSI versus temperature 87

[Figure 28. PLL output clock waveforms in center spread mode 90](#_bookmark192)

[Figure 29. PLL output clock waveforms in down spread mode 90](#_bookmark193)

[Figure 30. FT/TC I/O input characteristics 97](#_bookmark215)

[Figure 31. I/O AC characteristics definition 100](#_bookmark222)

[Figure 32. Recommended NRST pin protection 101](#_bookmark226)

[Figure 33. I](#_bookmark233)2C bus AC waveforms and measurement circuit 103

[Figure 34. SPI timing diagram - slave mode and CPHA = 0 105](#_bookmark237)

[Figure 35. SPI timing diagram - slave mode and CPHA = 1](#_bookmark238)(1) 106

[Figure 36. SPI timing diagram - master mode](#_bookmark239)(1) 106

[Figure 37. I](#_bookmark241)2S slave timing diagram (Philips protocol)(1) 108

[Figure 38. I](#_bookmark242)2S master timing diagram (Philips protocol)(1) 108

[Figure 39. USB OTG FS timings: definition of data signal rise and fall time 110](#_bookmark245)

[Figure 40. ADC accuracy characteristics 114](#_bookmark257)

[Figure 41. Typical connection diagram using the ADC 114](#_bookmark258)

[Figure 42. Power supply and reference decoupling (V](#_bookmark259)REF+ not connected to VDDA) 115

[Figure 43. Power supply and reference decoupling (V](#_bookmark260)REF+ connected to VDDA) 115

[Figure 44. SDIO high-speed mode 117](#_bookmark271)

[Figure 45. SD default mode 118](#_bookmark272)

[Figure 46. WLCSP49 wafer level chip scale package outline 121](#_bookmark280)

[Figure 47. WLCSP49 0.4 mm pitch wafer level chip scale recommended footprint 122](#_bookmark283)

[Figure 48. Example of WLCSP49 marking (top view) 123](#_bookmark287)

[Figure 49. UFQFPN48, 7 x 7 mm, 0.5 mm pitch, package outline. 124](#_bookmark290)

[Figure 50. UFQFPN48 recommended footprint 125](#_bookmark292)

[Figure 51. Example of UFQFPN48 marking (top view) 126](#_bookmark293)

[Figure 52. LQFP64, 10 x 10 mm, 64-pin low-profile quad flat package outline 127](#_bookmark296)

[Figure 53. LQFP64 recommended footprint 128](#_bookmark298)

[Figure 54. Example of LQFP64 marking (top view) 129](#_bookmark299)

[Figure 55. LQFP100, 14 x 14 mm, 100-pin low-profile quad flat package outline 130](#_bookmark302)

[Figure 56. LQFP100 recommended footprint 132](#_bookmark304)

[Figure 57. Example of LQPF100 marking (top view) 132](#_bookmark305)

[Figure 58. UFBGA100, 7 x 7 mm, 0.50 mm pitch, ultra fine pitch ball grid array](#_bookmark308)

[package outline 133](#_bookmark308)

[Figure 59. Recommended PCB design rules for pads (0.5 mm-pitch BGA) 134](#_bookmark312)

[Figure 60. Example of UFBGA100 marking (top view) 135](#_bookmark313)

[Figure 61. USB controller configured as peripheral-only and used in Full-Speed mode 140](#_bookmark326)

[Figure 62. USB controller configured as host-only and used in Full-Speed mode. 140](#_bookmark327)

[Figure 63. USB controller configured in dual mode and used in Full-Speed mode 141](#_bookmark328)

[Figure 64. Sensor Hub application example 141](#_bookmark330)

[Figure 65. Batch Acquisition Mode (BAM) example 143](#_bookmark332)

# 1 Introduction

This datasheet provides the description of the STM32F411xC/xE line of microcontrollers.

The STM32F411xC/xE datasheet should be read in conjunction with RM0383 reference manual which is available from the STMicroelectronics website [*www.st.com*.](http://www.st.com/) It includes all information concerning Flash memory programming.

For information on the Cortex-M4 core, please refer to the Cortex-M4 programming manual (PM0214) available from [*www.st.com*.](http://www.st.com/)



The STM32F411XC/XE devices are based on the high-performance ARM® Cortex® -M4 32- bit RISC core operating at a frequency of up to 100 MHz. Its Cortex®-M4 core features a

Floating point unit (FPU) single precision which supports all ARM single-precision data- processing instructions and data types. It also implements a full set of DSP instructions and a memory protection unit (MPU) which enhances application security.

The STM32F411xC/xE belongs to the STM32 Dynamic Efficiency™ product line (with products combining power efficiency, performance and integration) while adding a new innovative feature called Batch Acquisition Mode (BAM) allowing to save even more power consumption during data batching.

The STM32F411xC/xE incorporate high-speed embedded memories (up to 512 Kbytes of Flash memory, 128 Kbytes of SRAM), and an extensive range of enhanced I/Os and peripherals connected to two APB buses, two AHB bus and a 32-bit multi-AHB bus matrix.

All devices offer one 12-bit ADC, a low-power RTC, six general-purpose 16-bit timers including one PWM timer for motor control, two general-purpose 32-bit timers. They also feature standard and advanced communication interfaces.

* Up to three I2Cs
* Five SPIs
* Five I2Ss out of which two are full duplex. To achieve audio class accuracy, the I2S peripherals can be clocked via a dedicated internal audio PLL or via an external clock to allow synchronization.
* Three USARTs
* SDIO interface
* USB 2.0 OTG full speed interface

Refer to [*Table 2: STM32F411xC/xE features and peripheral counts*](#_bookmark5) for the peripherals available for each part number.

The STM32F411xC/xE operate in the –40 to +105 °C temperature range from a 1.7 (PDR OFF) to 3.6 V power supply. A comprehensive set of power-saving mode allows the design of low-power applications.

These features make the STM32F411xC/xE microcontrollers suitable for a wide range of applications:

* Motor drive and application control
* Medical equipment
* Industrial applications: PLC, inverters, circuit breakers
* Printers, and scanners
* Alarm systems, video intercom, and HVAC
* Home audio appliances
* Mobile phone sensor hub

[*Figure 3*](#_bookmark9) shows the general block diagram of the devices.

##### Table 2. STM32F411xC/xE features and peripheral counts

|  |  |  |  |  |  |  |  |
| --- | --- | --- | --- | --- | --- | --- | --- |
| **Peripherals** | | **STM32F411xC** | | | **STM32F411xE** | | |
| Flash memory in Kbytes | | 256 | | | 512 | | |
| SRAM in Kbytes | System | 128 | | | | | |
| Timers | General- purpose | 7 | | | | | |
| Advanced- control | 1 | | | | | |
| Communication interfaces | SPI/ I2S | 5/5 (2 full duplex) | | | | | |
| I2C | 3 | | | | | |
| USART | 3 | | | | | |
| SDIO | 1 | | | | | |
| USB OTG FS | 1 | | | | | |
| GPIOs | | 36 | 50 | 81 | 36 | 50 | 81 |
| 12-bit ADC  Number of channels | | 1 | | | | | |
| 10 | 16 | | 10 | 16 | |
| Maximum CPU frequency | | 100 MHz | | | | | |
| Operating voltage | | 1.7 to 3.6 V | | | | | |
| Operating temperatures | | Ambient temperatures: –40 to +85 °C/–40 to +105 °C | | | | | |
| Junction temperature: –40 to + 125 °C | | | | | |
| Package | | WLCSP49 UFQFPN48 | LQFP64 | UFBGA100 LQFP100 | WLCSP49 UFQFPN48 | LQFP64 | UFBGA100 LQFP100 |

3(10

3(11

3(12

3(13

3(14

3(15

3%10

3%11

9&$31

9''

41

42

43

44

45

46

47

48

49

50

3(10

3(11

3(12

3(13

3(14

3(15

3%10

9&$31

966

9''

41

42

43

44

45

46

47

48

49

50

The STM32F411xC/xE are fully software and feature compatible with the STM32F4 series (STM32F42x, STM32F401, STM32F43x, STM32F41x, STM32F405 and STM32F407)

The STM32F411xC/xE can be used as drop-in replacement of the other STM32F4 products but some slight changes have to be done on the PCB board.

##### Figure 1. Compatible board design for LQFP100 package

67032)405/67032)415 OLQH

67032)407/67032)417 OLQH

67032)427/67032)437 OLQH

67032)429/67032)439 OLQH

67032)4[1

58 3'11

57

3'10

58 3'11

56 3'9

57 3'10

55 3'8

54 3%15

53

3%14

3%11 QRW DYDLODEOH DQ\PRUH

5HSODFHG E\ 9&$31

56 3'9

55 3'8

54 3%15

52

3%13

53 3%14

51 3%12

52 3%13

51 3%12

966 9''

966 9''

063146792

3%2

3%10

3%11

9&$31

9''

3%2

3%10

9&$31

966

9''

**Figure 2. Compatible board design for LQFP64 package**

67032)405/67032)415 OLQH

67032)4[1

53 52 51 50 49

48

47

46

45

44

43

42

41

40

39

38

37

36

35

34

9''

9&$32

3$13

3$12

3$11

3$10

9''

966

53 52 51 50 49

48

47

46

45

44

43

42

41

40

39

38

37

9''

3$9

3$8

3&9

3&8

3&7

3&6

3%15

3%14

3%13

3%12

9''

966

3$13

3$12

3$11

3$10

3$9

3$8

3&9

3&8

3&7

3&6

3%15

3%14

3%13

3%12

966

3%11 QRW DYDLODEOH DQ\PRUH

5HSODFHG E\ 9&$31

33

28 29 30 31 3

2

36

35

34

33

28 29 30 31 32

9&$3 LQFUHDVHG WR 4.7 I (65 1  RU EHORZ 1

966 9''

966 9''

063146892

3&12

3&11

3&10

3$15

3$14

3&12

3&11

3&10

3$15

3$14

1-7567, -7',,



9ROWDJH

3.3 WR 1.2 9

UHJXODWRU

86$5 VPFDUG

72 LU'$

|  |  |
| --- | --- |
| -7$\* & 6: | 038 |
| (70 | 19,& |
| $50 &RUWH[-04 '-%86  100 0+] ,-%86  )38  6-%86 | |

-7&./6:&/.

-7'2/6:', -7'2

75$&(&/.

75$&('>3:0@

512 .%

)ODVK

128 .% 65$0

3$>15:0@

3%>15:0@

3&>15:0@

3'>15:0@

3(>15:0@

\*3,2 3257 $

\*3,2 3257 %

\*3,2 3257 &

\*3,2 3257 '

$+%2 100 0+]

$+% EXV-PDWUL[ 7640

$+%1 100 0+]

#9''$

|  |  |
| --- | --- |
| '0$2 | 8 6WUHDPV  ),)2 |
| '0$1 | 8 6WUHDPV  ),)2 |

5& +6

5& /6

3//1&2

5HVHW & FORFN

0$1$\*7

\*3,2 3257 (

+&/.

$3%2&/.

$3%1&/.

$+%23&/.

$+%13&/.

9''

325

UHVHW

,QW

3RZHU PDQDJPW

|  |  |  |
| --- | --- | --- |
| 3+< | 86%  27\* )6 | ),)2 |

#9''

6XSSO\ VXSHUYLVLRQ

325/3'5

%25

39'

#9''$ #9''

;7$/ 26& 4- 160+]

'3

'0

,', 9%86, 62)

9'' 1.7 WR 3.6 9

(3'5 2)))

1.8 WR 3.6 9

(3'5 21)

966

9&$3

9''$, 966$

1567

26&B,1

26&B287

:'\* 32.

3+>1:0@

XS WR 81 $)

'>7:0@ &0', &. DV $)

4 FRPSO. FKDQQHOV 7,01B&+1>1:4@1,

4 FKDQQHOV 7,01B&+1>1:4@(75,

%.,1 DV $)

2 FKDQQHOV DV $)

\*3,2 3257 +

(;7 ,7. :.83

6',2 / 00&

7,01 / 3:0 16E

7,09 16E

'0$2

),)2

|  |  |
| --- | --- |
| $+%/ | $+%/ |
| $3%2 | $3%1 |

FRQWURO

&5&

'0$1

3:5

LQWHUIDFH

#9%$7

$:8

%DFNXS UHJLVWHU

57&

/6

/6

;7$/ 32 N+]

9%$7 1.65 WR 3.6 9

26&32B,1

26&32B287

$/$50B287 67$031

|  |  |  |
| --- | --- | --- |
| 7,02 | 32E | 4 FKDQQHOV, (75 DV $) |
| 7,03 | 16E | 4 FKDQQHOV, (75 DV $) |
|  |  |  |
| 7,04 | 16E | 4 FKDQQHOV, (75 DV $) |
|  |  |  |
| 7,05 | 32E | 4 FKDQQHOV |

5;, 7; DV $) &76, 576 DV $)

026,/6', 0,62/6'BH[W,

+] 0

30

$3%1

::'\*

632/,262

$3%2 100 0+]

$3%1 50 0+] (PD[)

1 FKDQQHO DV $)

1 FKDQQHO DV $)

5;, 7;, &., &76, 576 DV $)

5;, 7;, &. DV $)

026,/6', 0,62, 6&./&.,

166/:6 DV $)

026,/6', 0,62, 6&./&.,

166/:6 DV $)

026,/6', 0,62, 6&./&.,

166/:6 DV $)

9''5()B$'&

16 DQDORJ LQSXWV

7,010 16E

|  |
| --- |
| 7,011 16E |
| VPFDUG  LU'$ 86$571 |
| VPFDUG  LU'$ 86$576 |

63,1/,261

7HPSHUDWXUH

VHQVRU

$'&1

,)

#9''$

86$57 20%SV

63,5/,265

63,4/,264

6&./&., 166/:6,

0&. DV $)

026,/6', 0,62/6'BH[W,

633/,263

6&./&., 166/:6,

0&. DV $)

,2&1/60%86

6&/, 6'$, 60%$ DV $)

6&/, 6'$, 60%$ DV $)

,2&2/60%86

6&/, 6'$, 60%$ DV $)

,2&3/60%86

063492091

]

0

0

2

3

$ % 6 +

1. The timers connected to APB2 are clocked from TIMxCLK up to 100 MHz, while the timers connected to APB1 are clocked from TIMxCLK up to 100 MHz.

# Functional overview

## ARM® Cortex®-M4 with FPU core with embedded Flash and SRAM

The ARM Cortex-M4 with FPU processor is the latest generation of ARM processors for embedded systems. It was developed to provide a low-cost platform that meets the needs of MCU implementation, with a reduced pin count and low-power consumption, while delivering outstanding computational performance and an advanced response to interrupts.

The ARM Cortex-M4 with FPU 32-bit RISC processor features exceptional code- efficiency, delivering the high-performance expected from an ARM core in the memory size usually associated with 8- and 16-bit devices. The processor supports a set of DSP instructions which allow efficient signal processing and complex algorithm execution. Its single precision FPU (floating point unit) speeds up software development by using metalanguage development tools, while avoiding saturation.

The STM32F411xC/xE devices are compatible with all ARM tools and software.

[*Figure 3*](#_bookmark9) shows the general block diagram of the STM32F411xC/xE.

*Note: Cortex**-M4 with FPU is binary compatible with Cortex**-M3.*

## Adaptive real-time memory accelerator (ART Accelerator™)

The ART Accelerator™ is a memory accelerator which is optimized for STM32 industry- standard ARM® Cortex-M4 with FPU processors. It balances the inherent performance advantage of the ARM Cortex-M4 with FPU over Flash memory technologies, which

normally requires the processor to wait for the Flash memory at higher frequencies.

To release the processor full 105 DMIPS performance at this frequency, the accelerator implements an instruction prefetch queue and branch cache, which increases program execution speed from the -bit Flash memory. Based on CoreMark benchmark, the performance achieved thanks to the ART accelerator is equivalent to 0 wait state program execution from Flash memory at a CPU frequency up to 100 MHz.

## Batch Acquisition mode (BAM)

The Batch acquisition mode allows enhanced power efficiency during data batching. It enables data acquisition through any communication peripherals directly to memory using the DMA in reduced power consumption as well as data processing while the rest of the system is in low-power mode (including the flash and ART). For example in an audio system, a smart combination of PDM audio sample acquisition and processing from the I2S directly to RAM (flash and ART™ stopped) with the DMA using BAM followed by some very short processing from flash allows to drastically reduce the power consumption of the application. A dedicated application note (AN4515) describes how to implement the

STM32F411xC/xE BAM to allow the best power efficiency.

## Memory protection unit

The memory protection unit (MPU) is used to manage the CPU accesses to memory to prevent one task to accidentally corrupt the memory or resources used by any other active task. This memory area is organized into up to 8 protected areas that can in turn be divided up into 8 subareas. The protection area sizes are between 32 bytes and the whole 4 gigabytes of addressable memory.

The MPU is especially helpful for applications where some critical or certified code has to be protected against the misbehavior of other tasks. It is usually managed by an RTOS (real- time operating system). If a program accesses a memory location that is prohibited by the MPU, the RTOS can detect it and take action. In an RTOS environment, the kernel can dynamically update the MPU area setting, based on the process to be executed.

The MPU is optional and can be bypassed for applications that do not need it.

## Embedded Flash memory

The devices embed up to 512 Kbytes of Flash memory available for storing programs and data.

To optimize the power consumption the Flash memory can also be switched off in Run or in Sleep mode (see [*Section 3.18: Low-power modes*](#_bookmark45)). Two modes are available: Flash in Stop mode or in DeepSleep mode (trade off between power saving and startup time, see

[*Table 34: Low-power mode wakeup timings(1)*](#_bookmark170)). Before disabling the Flash, the code must be executed from the internal RAM.

## CRC (cyclic redundancy check) calculation unit

The CRC (cyclic redundancy check) calculation unit is used to get a CRC code from a 32-bit data word and a fixed generator polynomial.

Among other applications, CRC-based techniques are used to verify data transmission or storage integrity. In the scope of the EN/IEC 60335-1 standard, they offer a means of verifying the Flash memory integrity. The CRC calculation unit helps compute a software signature during runtime, to be compared with a reference signature generated at link-time and stored at a given memory location.

## Embedded SRAM

All devices embed:

* + - 128 Kbytes of system SRAM which can be accessed (read/write) at CPU clock speed with 0 wait states

## Multi-AHB bus matrix

The 32-bit multi-AHB bus matrix interconnects all the masters (CPU, DMAs) and the slaves (Flash memory, RAM, AHB and APB peripherals) and ensures a seamless and efficient operation even when several high-speed peripherals work simultaneously.

**Figure 4. Multi-AHB matrix**

$50 &RUWH[-04

\*3 '0$1

\*3 '0$2

60 61 62

63 64 65

00 ,&2'(

01 '&2'(

02

03

04

)ODVK 512 N%

65$01

128 .E\WHV

SHULSK1

$+%

$3%1

SHULSK2

$+%

$3%2

%XV PDWUL[-6

063492191

,-EXV

'-EXV

6-EXV

'0$B3,

'0$B0(01

'0$B0(02

'0$B32

$&&(/

## DMA controller (DMA)

The devices feature two general-purpose dual-port DMAs (DMA1 and DMA2) with 8 streams each. They are able to manage memory-to-memory, peripheral-to-memory and memory-to-peripheral transfers. They feature dedicated FIFOs for APB/AHB peripherals, support burst transfer and are designed to provide the maximum peripheral bandwidth (AHB/APB).

The two DMA controllers support circular buffer management, so that no specific code is needed when the controller reaches the end of the buffer. The two DMA controllers also have a double buffering feature, which automates the use and switching of two memory buffers without requiring any special code.

Each stream is connected to dedicated hardware DMA requests, with support for software trigger on each stream. Configuration is made by software and transfer sizes between source and destination are independent.

The DMA can be used with the main peripherals:

* + - SPI and I2S
    - I2C
    - USART
    - General-purpose, basic and advanced-control timers TIMx
    - SD/SDIO/MMC/eMMC host interface
    - ADC

## Nested vectored interrupt controller (NVIC)

The devices embed a nested vectored interrupt controller able to manage 16 priority levels, and handle up to 62 maskable interrupt channels plus the 16 interrupt lines of the

Cortex-M4 with FPU.

* + - Closely coupled NVIC gives low-latency interrupt processing
    - Interrupt entry vector table address passed directly to the core
    - Allows early processing of interrupts
    - Processing of late arriving, higher-priority interrupts
    - Support tail chaining
    - Processor state automatically saved
    - Interrupt entry restored on interrupt exit with no instruction overhead

This hardware block provides flexible interrupt management features with minimum interrupt latency.

## External interrupt/event controller (EXTI)

The external interrupt/event controller consists of 21 edge-detector lines used to generate interrupt/event requests. Each line can be independently configured to select the trigger event (rising edge, falling edge, both) and can be masked independently. A pending register maintains the status of the interrupt requests. The EXTI can detect an external line with a pulse width shorter than the Internal APB2 clock period. Up to 81 GPIOs can be connected to the 16 external interrupt lines.

## Clocks and startup

On reset the 16 MHz internal RC oscillator is selected as the default CPU clock. The 16 MHz internal RC oscillator is factory-trimmed to offer 1% accuracy at 25 °C. The

application can then select as system clock either the RC oscillator or an external 4-26 MHz clock source. This clock can be monitored for failure. If a failure is detected, the system automatically switches back to the internal RC oscillator and a software interrupt is generated (if enabled). This clock source is input to a PLL thus allowing to increase the frequency up to 100 MHz. Similarly, full interrupt management of the PLL clock entry is available when necessary (for example if an indirectly used external oscillator fails).

Several prescalers allow the configuration of the two AHB buses, the high-speed APB (APB2) and the low-speed APB (APB1) domains. The maximum frequency of the two AHB buses is 100 MHz while the maximum frequency of the high-speed APB domains is

100 MHz. The maximum allowed frequency of the low-speed APB domain is 50 MHz.

The devices embed a dedicated PLL (PLLI2S) which allows to achieve audio class performance. In this case, the I2S master clock can generate all standard sampling frequencies from 8 kHz to 192 kHz.

## Boot modes

At startup, boot pins are used to select one out of three boot options:

* + - Boot from user Flash
    - Boot from system memory
    - Boot from embedded SRAM

The boot loader is located in system memory. It is used to reprogram the Flash memory by using USART1(PA9/10), USART2(PD5/6), USB OTG FS in device mode (PA11/12) through DFU (device firmware upgrade), I2C1(PB6/7), I2C2(PB10/3), I2C3(PA8/PB4), SPI1(PA4/5/6/7), SPI2(PB12/13/14/15) or SPI3(PA15, PC10/11/12).

For more detailed information on the bootloader, refer to Application Note: AN2606,

*STM32™ microcontroller system memory boot mode*.

## Power supply schemes

* + - VDD = 1.7 to 3.6 V: external power supply for I/Os with the internal supervisor (POR/PDR) disabled, provided externally through VDD pins. Requires the use of an external power supply supervisor connected to the VDD and NRST pins.
    - VSSA, VDDA = 1.7 to 3.6 V: external analog power supplies for ADC, Reset blocks, RCs and PLL. VDDA and VSSA must be connected to VDD and VSS, respectively, with decoupling technique.
    - VBAT = 1.65 to 3.6 V: power supply for RTC, external clock 32 kHz oscillator and backup registers (through power switch) when VDD is not present.

Refer to [*Figure 17: Power supply scheme*](#_bookmark97) for more details.

## Power supply supervisor

### Internal reset ON

This feature is available for VDD operating voltage range 1.8 V to 3.6 V. The internal power supply supervisor is enabled by holding PDR\_ON high.

The device has an integrated power-on reset (POR) / power-down reset (PDR) circuitry coupled with a Brownout reset (BOR) circuitry. At power-on, POR is always active, and ensures proper operation starting from 1.8 V. After the 1.8 V POR threshold level is reached, the option byte loading process starts, either to confirm or modify default thresholds, or to disable BOR permanently. Three BOR thresholds are available through option bytes.

The device remains in reset mode when VDD is below a specified threshold, VPOR/PDR or VBOR, without the need for an external reset circuit.

The device also features an embedded programmable voltage detector (PVD) that monitors the VDD/VDDA power supply and compares it to the VPVD threshold. An interrupt can be generated when VDD/VDDA drops below the VPVD threshold and/or when VDD/VDDA is higher than the VPVD threshold. The interrupt service routine can then generate a warning message and/or put the MCU into a safe state. The PVD is enabled by software.

### Internal reset OFF

This feature is available only on packages featuring the PDR\_ON pin. The internal power-on reset (POR) / power-down reset (PDR) circuitry is disabled by setting the PDR\_ON pin to low.

An external power supply supervisor should monitor VDD and should set the device in reset mode when VDD is below 1.7 V. NRST should be connected to this external power supply supervisor. Refer to [*Figure 5: Power supply supervisor interconnection with internal reset*](#_bookmark35)[*OFF*](#_bookmark35).

##### Figure 5. Power supply supervisor interconnection with internal reset OFF(1)

9''

**([WHUQDO 9'' SRZHU VXSSO\ VXSHUYLVRU**

([W. UHVHW FRQWUROOHU DFWLYH ZKHQ 9'' < 1.7 9

1567

3'5B21

9''

06Y3497591

* + - 1. The PRD\_ON pin is only available in the WLCSP49 and UFBGA100 packages.

A comprehensive set of power-saving mode allows to design low-power applications.

When the internal reset is OFF, the following integrated features are no longer supported:

* The integrated power-on reset (POR) / power-down reset (PDR) circuitry is disabled.
* The brownout reset (BOR) circuitry must be disabled.
* The embedded programmable voltage detector (PVD) is disabled.
* VBAT functionality is no more available and VBAT pin should be connected to VDD.

## Voltage regulator

The regulator has four operating modes:

* + - Regulator ON
      * Main regulator mode (MR)
      * Low power regulator (LPR)
      * Power-down
    - Regulator OFF

### Regulator ON

On packages embedding the BYPASS\_REG pin, the regulator is enabled by holding BYPASS\_REG low. On all other packages, the regulator is always enabled.

There are three power modes configured by software when the regulator is ON:

* + - * MR is used in the nominal regulation mode (With different voltage scaling in Run)

In Main regulator mode (MR mode), different voltage scaling are provided to reach the best compromise between maximum frequency and dynamic power consumption.

* + - * LPR is used in the Stop modes

The LP regulator mode is configured by software when entering Stop mode.

* + - * Power-down is used in Standby mode.

The Power-down mode is activated only when entering in Standby mode. The regulator output is in high impedance and the kernel circuitry is powered down, inducing zero consumption. The contents of the registers and SRAM are lost.

Depending on the package, one or two external ceramic capacitors should be connected on the VCAP\_1 and VCAP\_2 pins. The VCAP\_2 pin is only available for the LQFP100 and UFBGA100 packages.

All packages have the regulator ON feature.

### Regulator OFF

The Regulator OFF is available only on the UFBGA100, which features the BYPASS\_REG pin. The regulator is disabled by holding BYPASS\_REG high. The regulator OFF mode allows to supply externally a V12 voltage source through VCAP\_1 and VCAP\_2 pins.

Since the internal voltage scaling is not managed internally, the external voltage value must be aligned with the targeted maximum frequency. Refer to *Table 14: General operating conditions*.

The two 2.2 µF VCAP ceramic capacitors should be replaced by two 100 nF decoupling capacitors. Refer to *Figure 18: Power supply scheme*.

When the regulator is OFF, there is no more internal monitoring on V12. An external power supply supervisor should be used to monitor the V12 of the logic power domain. PA0 pin should be used for this purpose, and act as power-on reset on V12 power domain.

In regulator OFF mode, the following features are no more supported:

* + - * PA0 cannot be used as a GPIO pin since it allows to reset a part of the V12 logic power domain which is not reset by the NRST pin.
      * As long as PA0 is kept low, the debug mode cannot be used under power-on reset. As a consequence, PA0 and NRST pins must be managed separately if the debug connection under reset or pre-reset is required.

##### Figure 6. Regulator OFF

912

([WHUQDO 9&$3B1/2 SRZHU VXSSO\ VXSHUYLVRU

([W. UHVHW FRQWUROOHU DFWLYH ZKHQ 9&$3B1/2 < 0LQ 912

$SSOLFDWLRQ UHVHW VLJQDO (RSWLRQDO)

9''

3$0

9''

1567

%<3$66B5(\*

912

9&$3B1

9&$3B2

DL1849893

The following conditions must be respected:

* + - * VDD should always be higher than VCAP\_1 and VCAP\_2 to avoid current injection between power domains.
      * If the time for VCAP\_1 and VCAP\_2 to reach V12 minimum value is faster than the time for VDD to reach 1.7 V, then PA0 should be kept low to cover both conditions: until VCAP\_1 and VCAP\_2 reach V12 minimum value and until VDD reaches 1.7 V (see [*Figure 7*](#_bookmark40)).
      * Otherwise, if the time for VCAP\_1 and VCAP\_2 to reach V12 minimum value is slower than the time for VDD to reach 1.7 V, then PA0 could be asserted low externally (see [*Figure 8*](#_bookmark41)).
      * If VCAP\_1 and VCAP\_2 go below V12 minimum value and VDD is higher than 1.7 V, then a reset must be asserted on PA0 pin.

*Note: The minimum value of V12 depends on the maximum frequency targeted in the application*

##### Figure 7. Startup in regulator OFF: slow VDD slope - power-down reset risen after VCAP\_1/VCAP\_2 stabilization

9''

3'5 1.7 9

912

0LQ 912

9&$3B1/9&$3B2

WLPH

1567

WLPH

06Y3117991

1. This figure is valid whatever the internal reset mode (ON or OFF).

##### Figure 8. Startup in regulator OFF mode: fast VDD slope - power-down reset risen before VCAP\_1/VCAP\_2 stabilization

9''

3'5 1.7 9

912

0LQ 912

9&$3B1/9&$3B2

1567

3$0 DVVHUWHG H[WHUQDOO\

WLPH

WLPH

06Y3118091

1. This figure is valid whatever the internal reset mode (ON or OFF).

### Regulator ON/OFF and internal power supply supervisor availability

##### Table 3. Regulator ON/OFF and internal power supply supervisor availability

|  |  |  |  |  |
| --- | --- | --- | --- | --- |
| **Package** | **Regulator ON** | **Regulator OFF** | **Power supply supervisor ON** | **Power supply supervisor OFF** |
| UFQFPN48 | Yes | No | Yes | No |
| WLCSP49 | Yes | No | Yes PDR\_ON set to VDD | Yes PDR\_ON external  control(1) |
| LQFP64 | Yes | No | Yes | No |
| LQFP100 | Yes | No | Yes | No |
| UFBGA100 | Yes BYPASS\_REG set to  VSS | Yes BYPASS\_REG set to  VDD | Yes PDR\_ON set to VDD | Yes PDR\_ON external  control (1) |

1. Refer to [*Section 3.15: Power supply supervisor*](#_bookmark29)

## Real-time clock (RTC) and backup registers

The backup domain includes:

* + - The real-time clock (RTC)
    - 20 backup registers

The real-time clock (RTC) is an independent BCD timer/counter. Dedicated registers contain the second, minute, hour (in 12/24 hour), week day, date, month, year, in BCD (binary- coded decimal) format. Correction for 28, 29 (leap year), 30, and 31 day of the month are performed automatically. The RTC features a reference clock detection, a more precise second source clock (50 or 60 Hz) can be used to enhance the calendar precision. The RTC provides a programmable alarm and programmable periodic interrupts with wakeup from Stop and Standby modes. The sub-seconds value is also available in binary format.

It is clocked by a 32.768 kHz external crystal, resonator or oscillator, the internal low-power RC oscillator or the high-speed external clock divided by 128. The internal low-speed RC has a typical frequency of 32 kHz. The RTC can be calibrated using an external 512 Hz output to compensate for any natural quartz deviation.

Two alarm registers are used to generate an alarm at a specific time and calendar fields can be independently masked for alarm comparison. To generate a periodic interrupt, a 16-bit programmable binary auto-reload downcounter with programmable resolution is available and allows automatic wakeup and periodic alarms from every 120 µs to every 36 hours.

A 20-bit prescaler is used for the time base clock. It is by default configured to generate a time base of 1 second from a clock at 32.768 kHz.

The backup registers are 32-bit registers used to store 80 bytes of user application data when VDD power is not present. Backup registers are not reset by a system, a power reset, or when the device wakes up from the Standby mode (see [*Section 3.18: Low-power*](#_bookmark45)[*modes*](#_bookmark45)).

Additional 32-bit registers contain the programmable alarm subseconds, seconds, minutes, hours, day, and date.

The RTC and backup registers are supplied through a switch that is powered either from the VDD supply when present or from the VBAT pin.

## Low-power modes

The devices support three low-power modes to achieve the best compromise between low power consumption, short startup time and available wakeup sources:

##### Sleep mode

In Sleep mode, only the CPU is stopped. All peripherals continue to operate and can wake up the CPU when an interrupt/event occurs.

To further reduce the power consumption, the Flash memory can be switched off before entering in Sleep mode. Note that this requires a code execution from the RAM.

##### Stop mode

The Stop mode achieves the lowest power consumption while retaining the contents of SRAM and registers. All clocks in the 1.2 V domain are stopped, the PLL, the HSI RC and the HSE crystal oscillators are disabled. The voltage regulator can also be put either in normal or in low-power mode.

The device can be woken up from the Stop mode by any of the EXTI line (the EXTI line source can be one of the 16 external lines, the PVD output, the RTC alarm/ wakeup/ tamper/ time stamp events).

##### Standby mode

The Standby mode is used to achieve the lowest power consumption. The internal voltage regulator is switched off so that the entire 1.2 V domain is powered off. The PLL, the HSI RC and the HSE crystal oscillators are also switched off. After entering Standby mode, the SRAM and register contents are lost except for registers in the backup domain when selected.

The device exits the Standby mode when an external reset (NRST pin), an IWDG reset, a rising edge on the WKUP pin, or an RTC alarm/ wakeup/ tamper/time stamp event occurs.

Standby mode is not supported when the embedded voltage regulator is bypassed and the 1.2 V domain is controlled by an external power.

* 1. **VBAT operation**

The VBAT pin allows to power the device VBAT domain from an external battery, an external super-capacitor, or from VDD when no external battery and an external super-capacitor are present.

VBAT operation is activated when VDD is not present.

The VBAT pin supplies the RTC and the backup registers.

*Note: When the microcontroller is supplied from VBAT, external interrupts and RTC alarm/events do not exit it from VBAT operation. When PDR\_ON pin is not connected to VDD (internal Reset OFF), the VBAT functionality is no more available and VBAT pin should be connected to VDD.*

## Timers and watchdogs

The devices embed one advanced-control timer, seven general-purpose timers and two watchdog timers.

All timer counters can be frozen in debug mode.

[*Table 4*](#_bookmark49) compares the features of the advanced-control and general-purpose timers.

**Table 4. Timer feature comparison**

|  |  |  |  |  |  |  |  |  |  |
| --- | --- | --- | --- | --- | --- | --- | --- | --- | --- |
| **Timer type** | **Timer** | **Counter resolution** | **Counter type** | **Prescaler factor** | **DMA**  **request generation** | **Capture/ compare channels** | **Complementary output** | **Max. interface clock (MHz)** | **Max. timer clock (MHz)** |
| Advanced- control | TIM1 | 16-bit | Up, Down, Up/down | Any integer between 1 and 65536 | Yes | 4 | Yes | 100 | 100 |
| General purpose | TIM2, TIM5 | 32-bit | Up, Down, Up/down | Any integer between 1 and 65536 | Yes | 4 | No | 50 | 100 |
| TIM3, TIM4 | 16-bit | Up, Down, Up/down | Any integer between 1 and 65536 | Yes | 4 | No | 50 | 100 |
| TIM9 | 16-bit | Up | Any integer between 1 and 65536 | No | 2 | No | 100 | 100 |
| TIM1 0, TIM11 | 16-bit | Up | Any integer between 1 and 65536 | No | 1 | No | 100 | 100 |

### Advanced-control timers (TIM1)

The advanced-control timer (TIM1) can be seen as three-phase PWM generators multiplexed on 4 independent channels. It has complementary PWM outputs with programmable inserted dead times. It can also be considered as a complete general- purpose timer. Its 4 independent channels can be used for:

* + - * Input capture
      * Output compare
      * PWM generation (edge- or center-aligned modes)
      * One-pulse mode output

If configured as standard 16-bit timers, it has the same features as the general-purpose TIMx timers. If configured as a 16-bit PWM generator, it has full modulation capability (0- 100%).

The advanced-control timer can work together with the TIMx timers via the Timer Link feature for synchronization or event chaining.

TIM1 supports independent DMA request generation.

### General-purpose timers (TIMx)

There are seven synchronizable general-purpose timers embedded in the STM32F411xC/xE (see [*Table 4*](#_bookmark49) for differences).

##### TIM2, TIM3, TIM4, TIM5

The STM32F411xC/xE devices are 4 full-featured general-purpose timers: TIM2, TIM5, TIM3, and TIM4.The TIM2 and TIM5 timers are based on a 32-bit auto-reload up/downcounter and a 16-bit prescaler. The TIM3 and TIM4 timers are based on a 16- bit auto-reload up/downcounter and a 16-bit prescaler. They all feature four independent channels for input capture/output compare, PWM or one-pulse mode output. This gives up to 15 input capture/output compare/PWMs.

The TIM2, TIM3, TIM4, TIM5 general-purpose timers can work together, or with the other general-purpose timers and the advanced-control timer TIM1 via the Timer Link feature for synchronization or event chaining.

Any of these general-purpose timers can be used to generate PWM outputs.

TIM2, TIM3, TIM4, TIM5 all have independent DMA request generation. They are capable of handling quadrature (incremental) encoder signals and the digital outputs from 1 to 4 hall-effect sensors.

##### TIM9, TIM10 and TIM11

These timers are based on a 16-bit auto-reload upcounter and a 16-bit prescaler. TIM10 and TIM11 feature one independent channel, whereas TIM9 has two independent channels for input capture/output compare, PWM or one-pulse mode output. They can be synchronized with the TIM2, TIM3, TIM4, TIM5 full-featured general-purpose timers. They can also be used as simple time bases.

### Independent watchdog

The independent watchdog is based on a 12-bit downcounter and 8-bit prescaler. It is clocked from an independent 32 kHz internal RC and as it operates independently from the main clock, it can operate in Stop and Standby modes. It can be used either as a watchdog to reset the device when a problem occurs, or as a free-running timer for application timeout management. It is hardware- or software-configurable through the option bytes.

### Window watchdog

The window watchdog is based on a 7-bit downcounter that can be set as free-running. It can be used as a watchdog to reset the device when a problem occurs. It is clocked from the main clock. It has an early warning interrupt capability and the counter can be frozen in debug mode.

### SysTick timer

This timer is dedicated to real-time operating systems, but could also be used as a standard downcounter. It features:

* + - * A 24-bit downcounter
      * Autoreload capability
      * Maskable system interrupt generation when the counter reaches 0
      * Programmable clock source.

## Inter-integrated circuit interface (I2C)

Up to three I2C bus interfaces can operate in multimaster and slave modes. They can support the standard (up to 100 kHz) and fast (up to 400 kHz) modes. The I2C bus frequency can be increased up to 1 MHz. For more details about the complete solution, please contact your local ST sales representative.They also support the 7/10-bit addressing mode and the 7-bit dual addressing mode (as slave). A hardware CRC generation/verification is embedded.

They can be served by DMA and they support SMBus 2.0/PMBus.

The devices also include programmable analog and digital noise filters (see [*Table 5*](#_bookmark57)).

**Table 5. Comparison of I2C analog and digital filters**

|  |  |  |
| --- | --- | --- |
|  | **Analog filter** | **Digital filter** |
| Pulse width of suppressed spikes |  50 ns | Programmable length from 1 to 15 I2C peripheral clocks |

## Universal synchronous/asynchronous receiver transmitters (USART)

The devices embed three universal synchronous/asynchronous receiver transmitters (USART1, USART2 and USART6).

These three interfaces provide asynchronous communication, IrDA SIR ENDEC support, multiprocessor communication mode, single-wire half-duplex communication mode and have LIN Master/Slave capability. The USART1 and USART6 interfaces are able to communicate at speeds of up to 12.5 Mbit/s. The USART2 interface communicates at up to

6.25 bit/s.

USART1 and USART2 also provide hardware management of the CTS and RTS signals, Smart Card mode (ISO 7816 compliant) and SPI-like communication capability. All interfaces can be served by the DMA controller.

**Table 6. USART feature comparison**

|  |  |  |  |  |  |  |  |  |  |
| --- | --- | --- | --- | --- | --- | --- | --- | --- | --- |
| **USART**  **name** | **Standard features** | **Modem (RTS/CTS)** | **LIN** | **SPI**  **master** | **irDA** | **Smartcard (ISO 7816)** | **Max. baud rate in Mbit/s (oversampling by 16)** | **Max. baud rate in Mbit/s (oversampling by 8)** | **APB**  **mapping** |
| USART1 | X | X | X | X | X | X | 6.25 | 12.5 | APB2  (max. 100 MHz) |
| USART2 | X | X | X | X | X | X | 3.12 | 6.25 | APB1  (max. 50 MHz) |
| USART6 | X | N.A | X | X | X | X | 6.25 | 12.5 | APB2  (max. 100 MHz) |

## Serial peripheral interface (SPI)

The devices feature up to five SPIs in slave and master modes in full-duplex and simplex communication modes. SPI1, SPI4 and SPI5 can communicate at up to 50 Mbit/s, SPI2 and SPI3 can communicate at up to 25 Mbit/s. The 3-bit prescaler gives 8 master mode frequencies and the frame is configurable to 8 bits or 16 bits. The hardware CRC generation/verification supports basic SD Card/MMC modes. All SPIs can be served by the DMA controller.

The SPI interface can be configured to operate in TI mode for communications in master mode and slave mode.

## Inter-integrated sound (I2S)

Five standard I2S interfaces (multiplexed with SPI1 to SPI5) are available.They can be operated in master or slave mode, in simplex communication modes and full duplex for I2S2 and I2S3 and can be configured to operate with a 16-/32-bit resolution as an input or output channel. All the I2Sx audio sampling frequencies from 8 kHz up to 192 kHz are supported. When either or both of the I2S interfaces is/are configured in master mode, the master clock can be output to the external DAC/CODEC at 256 times the sampling frequency.

All I2Sx can be served by the DMA controller.

## Audio PLL (PLLI2S)

The devices feature an additional dedicated PLL for audio I2S application. It allows to achieve error-free I2S sampling clock accuracy without compromising on the CPU performance.

The PLLI2S configuration can be modified to manage an I2S sample rate change without disabling the main PLL (PLL) used for the CPU.

The audio PLL can be programmed with very low error to obtain sampling rates ranging from 8 kHz to 192 kHz.

In addition to the audio PLL, a master clock input pin can be used to synchronize the I2S flow with an external PLL (or Codec output).

## Secure digital input/output interface (SDIO)

An SD/SDIO/MMC/eMMC host interface is available, that supports MultiMediaCard System Specification Version 4.2 in three different databus modes: 1-bit (default), 4-bit and 8-bit.

The interface allows data transfer at up to 50 MHz, and is compliant with the SD Memory Card Specification Version 2.0.

The SDIO Card Specification Version 2.0 is also supported with two different databus modes: 1-bit (default) and 4-bit.

The current version supports only one SD/SDIO/MMC4.2 card at any one time and a stack of MMC4.1 or previous.

In addition to SD/SDIO/MMC/eMMC, this interface is fully compliant with the CE-ATA digital protocol Rev1.1.

## Universal serial bus on-the-go full-speed (OTG\_FS)

The devices embed an USB OTG full-speed device/host/OTG peripheral with integrated transceivers. The USB OTG FS peripheral is compliant with the USB 2.0 specification and with the OTG 1.0 specification. It has software-configurable endpoint setting and supports suspend/resume. The USB OTG full-speed controller requires a dedicated 48 MHz clock that is generated by a PLL connected to the HSE oscillator. The major features are:

* + - Combined Rx and Tx FIFO size of 320 × 35 bits with dynamic FIFO sizing
    - Supports the session request protocol (SRP) and host negotiation protocol (HNP)
    - 4 bidirectional endpoints
    - 8 host channels with periodic OUT support
    - HNP/SNP/IP inside (no need for any external resistor)
    - For OTG/Host modes, a power switch is needed in case bus-powered devices are connected

## General-purpose input/outputs (GPIOs)

Each of the GPIO pins can be configured by software as output (push-pull or open-drain, with or without pull-up or pull-down), as input (floating, with or without pull-up or pull-down) or as peripheral alternate function. Most of the GPIO pins are shared with digital or analog alternate functions. All GPIOs are high-current-capable and have speed selection to better manage internal noise, power consumption and electromagnetic emission.

The I/O configuration can be locked if needed by following a specific sequence in order to avoid spurious writing to the I/Os registers.

Fast I/O handling allowing maximum I/O toggling up to 100 MHz.

## Analog-to-digital converter (ADC)

One 12-bit analog-to-digital converter is embedded and shares up to 16 external channels, performing conversions in the single-shot or scan mode. In scan mode, automatic conversion is performed on a selected group of analog inputs.

The ADC can be served by the DMA controller. An analog watchdog feature allows very precise monitoring of the converted voltage of one, some or all selected channels. An interrupt is generated when the converted voltage is outside the programmed thresholds.

To synchronize A/D conversion and timers, the ADCs could be triggered by any of TIM1, TIM2, TIM3, TIM4 or TIM5 timer.

## Temperature sensor

The temperature sensor has to generate a voltage that varies linearly with temperature. The conversion range is between 1.7 V and 3.6 V. The temperature sensor is internally connected to the ADC\_IN18 input channel which is used to convert the sensor output voltage into a digital value. Refer to the reference manual for additional information.

As the offset of the temperature sensor varies from chip to chip due to process variation, the internal temperature sensor is mainly suitable for applications that detect temperature changes instead of absolute temperatures. If an accurate temperature reading is needed, then an external temperature sensor part should be used.

## Serial wire JTAG debug port (SWJ-DP)

The ARM SWJ-DP interface is embedded, and is a combined JTAG and serial wire debug port that enables either a serial wire debug or a JTAG probe to be connected to the target.

Debug is performed using 2 pins only instead of 5 required by the JTAG (JTAG pins could be re-use as GPIO with alternate function): the JTAG TMS and TCK pins are shared with SWDIO and SWCLK, respectively, and a specific sequence on the TMS pin is used to switch between JTAG-DP and SW-DP.

## Embedded Trace Macrocell™

The ARM Embedded Trace Macrocell provides a greater visibility of the instruction and data flow inside the CPU core by streaming compressed data at a very high rate from the STM32F411xC/xE through a small number of ETM pins to an external hardware trace port analyzer (TPA) device. The TPA is connected to a host computer using any high-speed channel available. Real-time instruction and data flow activity can be recorded and then formatted for display on the host computer that runs the debugger software. TPA hardware is commercially available from common development tool vendors.

The Embedded Trace Macrocell operates with third party debugger software tools.

# Pinouts and pin description

##### Figure 9. STM32F411xC/xE WLCSP49 pinout

7

6

$

9''

966

%

9%$7

3'5

B21

&

3&14-

3&15-

26&32B,1 26&32B287

'

3+0-

3+1-

26&B,1 26&B287

(

1567

966$

95()-

)

9''$

95()+

3$0

\*

3$1

3$4

063497691

|  |  |  |  |  |
| --- | --- | --- | --- | --- |
| 5 | 4 | 3 | 2 | 1 |
| %2270 | 3%4 | 3%3 | 3$15 | 3$14 |
| 3%8 | 3%5 | 3$13 | 9'' | 966 |
| 3%9 | 3%6 | 3$12 | 3$10 | 3$11 |
| 3&13 | 3%7 | 966 | 3$9 | 3$8 |
| 3$2 | 3$3 | 3%10 | 3%12 | 3%15 |
| 3$5 | 3$6 | 3$7 | 9'' | 3%14 |
| 3%0 | 3%1 | 3%2 | 9&$31 | 3%13 |

1. The above figure shows the package bump side.

##### Figure 10. STM32F411xC/xE UFQFPN48 pinout

48

1

47

46 45 44 43 42 41 40 39 38

6"!4

37

36

6$$

0#13

2

35

633

0#14-/3#32?).

3

0!13

0#15-/3#32?/54

4

34

33

0!12

0(0-/3#?).

5

32

0!11

0(1-/3#?/54

6

31

0!10

5&1&0.48

.234

7

30

0!9

633!/62%&-

8

29

0!8

6$$!/62%&+

9

28

0"15

0!0

10

27

0"14

0!1

11

26

0"13

0!2

12

13

15 16 17 18 19 20 21 22 23

25

24

0"12

14

-33115062

6$$

633

0"9

0"8

"//40

0"7

0"6

0"5

0"4

0"3

0!15

0!14



1. The above figure shows the package top view.

0!3

0!4

0!5

0!6

0!7

0"0

0"1

0"2

0"10

6#!01

633

6$$

##### Figure 11. STM32F411xC/xE LQFP64 pinout

6"!4

0#13

0#14-/3#32?).

0#15-/3#32?/54

0(0-/3#?).

0(1-/3#?/54

.234

0#0

0#1

0#2

0#3

633!/62%&-

6$$!/62%&+

0!0

0!1

0!2

1

2

3

4

5

6

7

8

9

64 63 62 61 60 59 58 57 56 55 54 53 52 51 50 49

48

47

46

45

44

43

42

41

,1&064

10

11

12

13

14

15

40

39

38

37

36

35

34

16 33

6$$

633

0!13

0!12

0!11

0!10

0!9

0!8

0#9

0#8

0#7

0#6

0"15

0"14

0"13

0"12

17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32

-33114962

6$$

633

0"9

0"8

"//40 0"7

0"6

0"5

0"4

0"3

0$2

0#12

0#11

0#10

0!15

0!14

1. The above figure shows the package top view.

0!3

633

6$$

0!4

0!5

0!6

0!7

0#4

0#5

0"0

0"1

0"2

0"10

6#!01

633

6$$

##### Figure 12. STM32F411xC/xE LQFP100 pinout

0%2

0%3

0%4

0%5

0%6

6"!4

0#13

0#14-/3#32?).

0#15-/3#32?/54

633

6$$

0(0-/3#?).

0(1-/3#?/54

.234

0#0

0#1

0#2

0#3

6$$

633!/62%&-

62%&+

6$$!

0!0

0!1

0!2

1

2

3

4

5

6

7

8

9

10

11

12

13

14

15

16

17

18

19

20

21

22

23

24

25

,1&0100

75 6$$

74 633

73 6#!02

72 0!13

71 0!12

70 0!11

69 0!10

68 0!9

67 0!8

66 0#9

65 0#8

64 0#7

63 0#6

62 0$15

61 0$14

60 0$13

59 0$12

58 0$11

57 0$10

56 0$9

55 0$8

54 0"15

53 0"14

52 0"13

51 0"12

-33115162

100

99

98

97

96

95

94

93

92

91

90

89

88

87

86

85

84

83

82

81

80

79

78

77

76

6$$

633

0%1

0%0

0"9

0"8

"//40 0"7

0"6

0"5

0"4

0"3

0$7

0$6

0$5

0$4

0$3

0$2

0$1

0$0

0#12

0#11

0#10

0!15

0!14

1. The above figure shows the package top view.

0!3

633

6$$

0!4

0!5

0!6

0!7

0#4

0#5

0"0

0"1

0"2

0%7

0%8

0%9

0%10

0%11

0%12

0%13

0%14

0%15

0"10

6#!01

633

6$$

26

27

28

29

30

31

32

33

34

35

36

37

38

39

40

41

42

43

44

45

46

47

48

49

50

##### Figure 13. STM32F411xC/xE UFBGA100 pinout

1

2

3

4

5

6

7

8

9

10

11

12

$

%

&

'

(

)

\*

+

-

.

/

0

063315291

|  |  |  |  |  |  |  |  |  |  |  |  |
| --- | --- | --- | --- | --- | --- | --- | --- | --- | --- | --- | --- |
|  | | | | |  | | | | | | |
|  | 3(3 3(1  3(4 3(2  3&13 3(5  $17,B7$03  3&14 3(6  26&32B,1  3&15 9%$7  26&32B287  3+0 966  26&B,1 | 3%8 %2270  3%9 3%7  3(0 9''  966  %<3$66B5(\* | 3'7  3%6  3%5 | 3'5  3'6 | 3%4 | 3%3 | 3$15 | 3$14 | 3$13 | 3$12 |  |
| 3'4 | 3'3 | 3'1 | 3&12 | 3&10 | 3$11 |
|  | 3'2 | 3'0 | 3&11 | 9&$32 | 3$10 |
|  |  |  | 3$9 | 3$8 | 3&9 |
|  |  |  | 3&8 | 3&7 | 3&6 |
|  |  |  |  | 966 | 966 |
|  | 3+1 9''  26&B287 |  |  |  |  |  |  |  | 9'' | 9'' |  |
| 3&0 1567 | 3'5B21 |  |  |  |  |  | 3'15 | 3'14 | 3'13 |
| 966$ 3&1 | 3&2 |  |  |  |  |  | 3'12 | 3'11 | 3'10 |
| 95()- 3&3 | 3$2 3$5 | 3&4 |  |  | 3'9 | 3%11 | 3%15 | 3%14 | 3%13 |
| 95()+ 3$0  :.83 | 3$3 3$6 | 3&5 | 3%2 | 3(8 | 3(10 | 3(12 | 3%10 | 9&$31 | 3%12 |
| 9''$ 3$1 | 3$4 3$7 | 3%0 | 3%1 | 3(7 | 3(9 | 3(11 | 3(13 | 3(14 | 3(15 |
|  | | | | |  | | | | | | |

1. This figure shows the package top view

##### Table 7. Legend/abbreviations used in the pinout table

|  |  |  |
| --- | --- | --- |
| **Name** | **Abbreviation** | **Definition** |
| Pin name | Unless otherwise specified in brackets below the pin name, the pin function during and after reset is the same as the actual pin name | |
| Pin type | S | Supply pin |
| I | Input only pin |
| I/O | Input/ output pin |
| I/O structure | FT | 5 V tolerant I/O |
| TC | Standard 3.3 V I/O |
| B | Dedicated BOOT0 pin |
| NRST | Bidirectional reset pin with embedded weak pull-up resistor |
| Notes | Unless otherwise specified by a note, all I/Os are set as floating inputs during and after reset | |
| Alternate functions | Functions selected through GPIOx\_AFR registers | |
| Additional functions | Functions directly selected/enabled through peripheral registers | |

**Ta****ble 8. STM32F411xC/xE pin definitions**

|  |  |  |  |  |  |  |  |  |  |  |
| --- | --- | --- | --- | --- | --- | --- | --- | --- | --- | --- |
| **Pin number** | | | | | **Pin name (function after reset)(1)** | **Pin type** | **I/O structure** | **Notes** | **Alternate functions** | **Additional functions** |
| **UQFN48** | **LQFP64** | **WLCSP49** | **LQFP100** | **UFBGA100L** |
| - | - | - | 1 | B2 | PE2 | I/O | FT | - | TRACECLK, SPI4\_SCK/I2S4\_CK, SPI5\_SCK/I2S5\_CK, EVENTOUT | - |
| - | - | - | 2 | A1 | PE3 | I/O | FT | - | TRACED0, EVENTOUT | - |
| - | - | - | 3 | B1 | PE4 | I/O | FT | - | TRACED1, SPI4\_NSS/I2S4\_WS, SPI5\_NSS/I2S5\_WS, EVENTOUT | - |
| - | - | - | 4 | C2 | PE5 | I/O | FT | - | TRACED2, TIM9\_CH1, SPI4\_MISO, SPI5\_MISO, EVENTOUT | - |

##### Table 8. STM32F411xC/xE pin definitions (continued)

|  |  |  |  |  |  |  |  |  |  |  |
| --- | --- | --- | --- | --- | --- | --- | --- | --- | --- | --- |
| **Pin number** | | | | | **Pin name (function after reset)(1)** | **Pin type** | **I/O structure** | **Notes** | **Alternate functions** | **Additional functions** |
| **UQFN48** | **LQFP64** | **WLCSP49** | **LQFP100** | **UFBGA100L** |
| - | - | - | 5 | D2 | PE6 | I/O | FT | - | TRACED3, TIM9\_CH2, SPI4\_MOSI/I2S4\_SD, SPI5\_MOSI/I2S5\_SD, EVENTOUT | - |
| - | - | - | - | D3 | VSS | S | - | - | - | - |
| - | - | - | - | C4 | VDD | S | - | - | - | - |
| 1 | 1 | B7 | 6 | E2 | VBAT | S | - | - | - | - |
| 2 | 2 | D5 | 7 | C1 | PC13- ANTI\_TAMP | I/O | FT | (2)(3) | - | RTC\_AMP1, RTC\_OUT, RTC\_TS |
| 3 | 3 | C7 | 8 | D1 | PC14- OSC32\_IN | I/O | FT | (2)(3)  (4) | - | OSC32\_IN |
| 4 | 4 | C6 | 9 | E1 | PC15- OSC32\_OUT | I/O | FT | - | - | OSC32\_OUT |
| - | - | - | 10 | F2 | VSS | S | - | - | - | - |
| - | - | - | 11 | G2 | VDD | S | - | - | - | - |
| 5 | 5 | D7 | 12 | F1 | PH0 - OSC\_IN | I/O | FT | - | - | OSC\_IN |
| 6 | 6 | D6 | 13 | G1 | PH1 - OSC\_OUT | I/O | FT | - | - | OSC\_OUT |
| 7 | 7 | E7 | 14 | H2 | NRST | I/O | FT | - | EVENTOUT | - |
| - | 8 | - | 15 | H1 | PC0 | I/O | FT | - | EVENTOUT | ADC1\_10 |
| - | 9 | - | 16 | J2 | PC1 | I/O | FT | - | EVENTOUT | ADC1\_11 |
| - | 10 | - | 17 | J3 | PC2 | I/O | FT | - | SPI2\_MISO,  I2S2ext\_SD, EVENTOUT | ADC1\_12 |
| - | 11 | - | 18 | K2 | PC3 | I/O | FT | - | SPI2\_MOSI/I2S2\_SD, EVENTOUT | ADC1\_13 |
| - | - | - | 19 | - | VDD | S | - | - | - | - |
| 8 | 12 | E6 | 20 | J1 | VSSA | S | - | - | - | - |
| - | - | - | - | K1 | VREF- | S | - | - | - | - |
| 9 | 13 | F7 | 21 | L1 | VREF+ | S | - | - | - | - |
| - | - | - | 22 | M1 | VDDA | S | - | - | - | - |

**Table 8. STM32F411xC/xE pin definitions (continued)**

|  |  |  |  |  |  |  |  |  |  |  |
| --- | --- | --- | --- | --- | --- | --- | --- | --- | --- | --- |
| **Pin number** | | | | | **Pin name (function after reset)(1)** | **Pin type** | **I/O structure** | **Notes** | **Alternate functions** | **Additional functions** |
| **UQFN48** | **LQFP64** | **WLCSP49** | **LQFP100** | **UFBGA100L** |
| 10 | 14 | F6 | 23 | L2 | PA0-WKUP | I/O | TC | (5) | TIM2\_CH1/TIM2\_ET, TIM5\_CH1, USART2\_CTS, EVENTOUT | ADC1\_0, WKUP1 |
| 11 | 15 | G7 | 24 | M2 | PA1 | I/O | FT | - | TIM2\_CH2, TIM5\_CH2, SPI4\_MOSI/I2S4\_SD, USART2\_RTS, EVENTOUT | ADC1\_1 |
| 12 | 16 | E5 | 25 | K3 | PA2 | I/O | FT | - | TIM2\_CH3, TIM5\_CH3, TIM9\_CH1, I2S2\_CKIN, USART2\_TX, EVENTOUT | ADC1\_2 |
| 13 | 17 | E4 | 26 | L3 | PA3 | I/O | FT | - | TIM2\_CH4, TIM5\_CH4, TIM9\_CH2, I2S2\_MCK, USART2\_RX, EVENTOUT | ADC1\_3 |
| - | 18 | - | 27 | - | VSS | S | - | - | - | - |
| - | - | - | - | E3 | BYPASS\_REG | S | - | - | - | - |
| - | 19 | - | 28 | - | VDD | I | FT | - | EVENTOUT | - |
| 14 | 20 | G6 | 29 | M3 | PA4 | I/O | TC | - | SPI1\_NSS/I2S1\_WS, SPI3\_NSS/I2S3\_WS, USART2\_CK, EVENTOUT | ADC1\_4 |
| 15 | 21 | F5 | 30 | K4 | PA5 | I/O | TC | - | TIM2\_CH1/TIM2\_ET, SPI1\_SCK/I2S1\_CK, EVENTOUT | ADC1\_5 |
| 16 | 22 | F4 | 31 | L4 | PA6 | I/O | FT | - | TIM1\_BKIN, TIM3\_CH1, SPI1\_MISO, I2S2\_MCK, SDIO\_CMD, EVENTOUT | ADC1\_6 |
| 17 | 23 | F3 | 32 | M4 | PA7 | I/O | FT | - | TIM1\_CH1N, TIM3\_CH2, SPI1\_MOSI/I2S1\_SD, EVENTOUT | ADC1\_7 |

##### Table 8. STM32F411xC/xE pin definitions (continued)

|  |  |  |  |  |  |  |  |  |  |  |
| --- | --- | --- | --- | --- | --- | --- | --- | --- | --- | --- |
| **Pin number** | | | | | **Pin name (function after reset)(1)** | **Pin type** | **I/O structure** | **Notes** | **Alternate functions** | **Additional functions** |
| **UQFN48** | **LQFP64** | **WLCSP49** | **LQFP100** | **UFBGA100L** |
| - | 24 | - | 33 | K5 | PC4 | I/O | FT | - | EVENTOUT | ADC1\_14 |
| - | 25 | - | 34 | L5 | PC5 | I/O | FT | - | EVENTOUT | ADC1\_15 |
| 18 | 26 | G5 | 35 | M5 | PB0 | I/O | FT | - | TIM1\_CH2N, TIM3\_CH3, SPI5\_SCK/I2S5\_CK, EVENTOUT | ADC1\_8 |
| 19 | 27 | G4 | 36 | M6 | PB1 | I/O | FT | - | TIM1\_CH3N, TIM3\_CH4, SPI5\_NSS/I2S5\_WS, EVENTOUT | ADC1\_9 |
| 20 | 28 | G3 | 37 | L6 | PB2 | I/O | FT | - | EVENTOUT | BOOT1 |
| - | - | - | 38 | M7 | PE7 | I/O | FT | - | TIM1\_ETR, EVENTOUT | - |
| - | - | - | 39 | L7 | PE8 | I/O | FT | - | TIM1\_CH1N, EVENTOUT | - |
| - | - | - | 40 | M8 | PE9 | I/O | FT | - | TIM1\_CH1, EVENTOUT | - |
| - | - | - | 41 | L8 | PE10 | I/O | FT | - | TIM1\_CH2N, EVENTOUT | - |
| - | - | - | 42 | M9 | PE11 | I/O | FT | - | TIM1\_CH2, SPI4\_NSS/I2S4\_WS, SPI5\_NSS/I2S5\_WS, EVENTOUT | - |
| - | - | - | 43 | L9 | PE12 | I/O | FT | - | TIM1\_CH3N, SPI4\_SCK/I2S4\_CK, SPI5\_SCK/I2S5\_CK, EVENTOUT | - |
| - | - | - | 44 | M10 | PE13 | I/O | FT | - | TIM1\_CH3, SPI4\_MISO, SPI5\_MISO, EVENTOUT | - |
| - | - | - | 45 | M11 | PE14 | I/O | FT | - | TIM1\_CH4, SPI4\_MOSI/I2S4\_SD, SPI5\_MOSI/I2S5\_SD, EVENTOUT | - |
| - | - | - | 46 | M12 | PE15 | I/O | FT | - | TIM1\_BKIN, EVENTOUT | - |

**Table 8. STM32F411xC/xE pin definitions (continued)**

|  |  |  |  |  |  |  |  |  |  |  |
| --- | --- | --- | --- | --- | --- | --- | --- | --- | --- | --- |
| **Pin number** | | | | | **Pin name (function after reset)(1)** | **Pin type** | **I/O structure** | **Notes** | **Alternate functions** | **Additional functions** |
| **UQFN48** | **LQFP64** | **WLCSP49** | **LQFP100** | **UFBGA100L** |
| 21 | 29 | E3 | 47 | L10 | PB10 | I/O | FT | - | TIM2\_CH3, I2C2\_SCL, SPI2\_SCK/I2S2\_CK, I2S3\_MCK, SDIO\_D7, EVENTOUT | - |
| - | - | - | - | K9 | PB11 | I/O | FT | - | TIM2\_CH4, I2C2\_SDA, I2S2\_CKIN, EVENTOUT | - |
| 22 | 30 | G2 | 48 | L11 | VCAP1 | S | - | - | - | - |
| 23 | 31 | D3 | 49 | F12 | VSS | S | - | - | - | - |
| 24 | 32 | F2 | 50 | G12 | VDD | S | - | - | - | - |
| 25 | 33 | E2 | 51 | L12 | PB12 | I/O | FT | - | TIM1\_BKIN, I2C2\_SMBA, SPI2\_NSS/I2S2\_WS, SPI4\_NSS/I2S4\_WS, SPI3\_SCK/I2S3\_CK, EVENTOUT | - |
| 26 | 34 | G1 | 52 | K12 | PB13 | I/O | FT | - | TIM1\_CH1N, SPI2\_SCK/I2S2\_CK, SPI4\_SCK/I2S4\_CK, EVENTOUT | - |
| 27 | 35 | F1 | 53 | K11 | PB14 | I/O | FT | - | TIM1\_CH2N, SPI2\_MISO,  I2S2ext\_SD, SDIO\_D6, EVENTOUT | - |
| 28 | 36 | E1 | 54 | K10 | PB15 | I/O | FT | - | RTC\_50Hz, TIM1\_CH3N, SPI2\_MOSI/I2S2\_SD, SDIO\_CK, EVENTOUT | RTC\_REFIN |
| - | - | - | 55 | - | PD8 | I/O | FT | - | - | - |
| - | - | - | 56 | K8 | PD9 | I/O | FT | - | - | - |
| - | - | - | 57 | J12 | PD10 | I/O | FT | - | - | - |
| - | - | - | 58 | J11 | PD11 | I/O | FT | - | - | - |
| - | - | - | 59 | J10 | PD12 | I/O | FT | - | TIM4\_CH1, EVENTOUT | - |

##### Table 8. STM32F411xC/xE pin definitions (continued)

|  |  |  |  |  |  |  |  |  |  |  |
| --- | --- | --- | --- | --- | --- | --- | --- | --- | --- | --- |
| **Pin number** | | | | | **Pin name (function after reset)(1)** | **Pin type** | **I/O structure** | **Notes** | **Alternate functions** | **Additional functions** |
| **UQFN48** | **LQFP64** | **WLCSP49** | **LQFP100** | **UFBGA100L** |
| - | - | - | 60 | H12 | PD13 | I/O | FT | - | TIM4\_CH2, EVENTOUT | - |
| - | - | - | 61 | H11 | PD14 | I/O | FT | - | TIM4\_CH3, EVENTOUT | - |
| - | - | - | 62 | H10 | PD15 | I/O | FT | - | TIM4\_CH4, EVENTOUT | - |
| - | 37 | - | 63 | E12 | PC6 | I/O | FT | - | TIM3\_CH1, I2S2\_MCK, USART6\_TX, SDIO\_D6, EVENTOUT | - |
| - | 38 | - | 64 | E11 | PC7 | I/O | FT | - | TIM3\_CH2, SPI2\_SCK/I2S2\_CK, I2S3\_MCK, USART6\_RX, SDIO\_D7, EVENTOUT | - |
| - | 39 | - | 65 | E10 | PC8 | I/O | FT | - | TIM3\_CH3, USART6\_CK, SDIO\_D0, EVENTOUT | - |
| - | 40 | - | 66 | D12 | PC9 | I/O | FT | - | MCO\_2, TIM3\_CH4, I2C3\_SDA, I2S2\_CKIN, SDIO\_D1, EVENTOUT | - |
| 29 | 41 | D1 | 67 | D11 | PA8 | I/O | FT | - | MCO\_1, TIM1\_CH1, I2C3\_SCL, USART1\_CK, USB\_FS\_SOF, SDIO\_D1, EVENTOUT | - |
| 30 | 42 | D2 | 68 | D10 | PA9 | I/O | FT | - | TIM1\_CH2, I2C3\_SMBA, USART1\_TX, USB\_FS\_VBUS, SDIO\_D2, EVENTOUT | OTG\_FS\_VBUS |

**Table 8. STM32F411xC/xE pin definitions (continued)**

|  |  |  |  |  |  |  |  |  |  |  |
| --- | --- | --- | --- | --- | --- | --- | --- | --- | --- | --- |
| **Pin number** | | | | | **Pin name (function after reset)(1)** | **Pin type** | **I/O structure** | **Notes** | **Alternate functions** | **Additional functions** |
| **UQFN48** | **LQFP64** | **WLCSP49** | **LQFP100** | **UFBGA100L** |
| 31 | 43 | C2 | 69 | C12 | PA10 | I/O | FT | - | TIM1\_CH3, SPI5\_MOSI/I2S5\_SD, USART1\_RX, USB\_FS\_ID, EVENTOUT | - |
| 32 | 44 | C1 | 70 | B12 | PA11 | I/O | FT | - | TIM1\_CH4, SPI4\_MISO, USART1\_CTS, USART6\_TX, USB\_FS\_DM, EVENTOUT | - |
| 33 | 45 | C3 | 71 | A12 | PA12 | I/O | FT | - | TIM1\_ETR, SPI5\_MISO, USART1\_RTS, USART6\_RX, USB\_FS\_DP, EVENTOUT | - |
| 34 | 46 | B3 | 72 | A11 | PA13 | I/O | FT | - | JTMS-SWDIO, EVENTOUT | - |
| - | - | - | 73 | C11 | VCAP2 | S | - | - | - | - |
| 35 | 47 | B1 | 74 | F11 | VSS | S | - | - | - | - |
| 36 | 48 | B2 | 75 | G11 | VDD | S | - | - | - | - |
| 37 | 49 | A1 | 76 | A10 | PA14 | I/O | FT | - | JTCK-SWCLK, EVENTOUT | - |
| 38 | 50 | A2 | 77 | A9 | PA15 | I/O | FT | - | JTDI, TIM2\_CH1/TIM2\_ETR  , SPI1\_NSS/I2S1\_WS, SPI3\_NSS/I2S3\_WS, USART1\_TX, EVENTOUT | - |
| - | 51 | - | 78 | B11 | PC10 | I/O | FT | - | SPI3\_SCK/I2S3\_CK, SDIO\_D2, EVENTOUT | - |
| - | 52 | - | 79 | C10 | PC11 | I/O | FT | - | I2S3ext\_SD, SPI3\_MISO, SDIO\_D3, EVENTOUT | - |
| - | 53 | - | 80 | B10 | PC12 | I/O | FT | - | SPI3\_MOSI/I2S3\_SD, SDIO\_CK, EVENTOUT | - |

##### Table 8. STM32F411xC/xE pin definitions (continued)

|  |  |  |  |  |  |  |  |  |  |  |
| --- | --- | --- | --- | --- | --- | --- | --- | --- | --- | --- |
| **Pin number** | | | | | **Pin name (function after reset)(1)** | **Pin type** | **I/O structure** | **Notes** | **Alternate functions** | **Additional functions** |
| **UQFN48** | **LQFP64** | **WLCSP49** | **LQFP100** | **UFBGA100L** |
| - | - | - | 81 | C9 | PD0 | I/O | FT | - | EVENTOUT | - |
| - | - | - | 82 | B9 | PD1 | I/O | FT | - | EVENTOUT | - |
| - | 54 | - | 83 | C8 | PD2 | I/O | FT | - | TIM3\_ETR, SDIO\_CMD, EVENTOUT | - |
| - | - | - | 84 | B8 | PD3 | I/O | FT | - | SPI2\_SCK/I2S2\_CK, USART2\_CTS, EVENTOUT | - |
| - | - | - | 85 | B7 | PD4 | I/O | FT | - | USART2\_RTS, EVENTOUT | - |
| - | - | - | 86 | A6 | PD5 | I/O | FT | - | USART2\_TX, EVENTOUT | - |
| - | - | - | 87 | B6 | PD6 | I/O | FT | - | SPI3\_MOSI/I2S3\_SD, USART2\_RX, EVENTOUT | - |
| - | - | - | 88 | A5 | PD7 | I/O | FT | - | USART2\_CK, EVENTOUT | - |
| 39 | 55 | A3 | 89 | A8 | PB3 | I/O | FT | - | JTDO-SWO, TIM2\_CH2, SPI1\_SCK/I2S1\_CK, SPI3\_SCK/I2S3\_CK, USART1\_RX, I2C2\_SDA, EVENTOUT | - |
| 40 | 56 | A4 | 90 | A7 | PB4 | I/O | FT | - | JTRST, TIM3\_CH1, SPI1\_MISO, SPI3\_MISO,  I2S3ext\_SD, I2C3\_SDA, SDIO\_D0, EVENTOUT | - |
| 41 | 57 | B4 | 91 | C5 | PB5 | I/O | TC | - | TIM3\_CH2, I2C1\_SMBA, SPI1\_MOSI/I2S1\_SD, SPI3\_MOSI/I2S3\_SD, SDIO\_D3, EVENTOUT | - |
| 42 | 58 | C4 | 92 | B5 | PB6 | I/O | FT | - | TIM4\_CH1, I2C1\_SCL, USART1\_TX, EVENTOUT | - |

**Table 8. STM32F411xC/xE pin definitions (continued)**

|  |  |  |  |  |  |  |  |  |  |  |
| --- | --- | --- | --- | --- | --- | --- | --- | --- | --- | --- |
| **Pin number** | | | | | **Pin name (function after reset)(1)** | **Pin type** | **I/O structure** | **Notes** | **Alternate functions** | **Additional functions** |
| **UQFN48** | **LQFP64** | **WLCSP49** | **LQFP100** | **UFBGA100L** |
| 43 | 59 | D4 | 93 | B4 | PB7 | I/O | FT | - | TIM4\_CH2, I2C1\_SDA, USART1\_RX, SDIO\_D0, EVENTOUT | - |
| 44 | 60 | A5 | 94 | A4 | BOOT0 | I | B | - | - | VPP |
| 45 | 61 | B5 | 95 | A3 | PB8 | I/O | FT | - | TIM4\_CH3, TIM10\_CH1, I2C1\_SCL, SPI5\_MOSI/I2S5\_SD, I2C3\_SDA, SDIO\_D4, EVENTOUT | - |
| 46 | 62 | C5 | 96 | B3 | PB9 | I/O | FT | - | TIM4\_CH4, TIM11\_CH1, I2C1\_SDA, SPI2\_NSS/I2S2\_WS, I2C2\_SDA, SDIO\_D5, EVENTOUT | - |
| - | - | - | 97 | C3 | PE0 | I/O | FT | - | TIM4\_ETR, EVENTOUT | - |
| - | - | - | 98 | A2 | PE1 | I/O | FT | - | EVENTOUT | - |
| 47 | 63 | A6 | 99 | - | VSS | S | - | - | - | - |
| - | - | B6 | - | H3 | PDR\_ON | I | FT | - | - | - |
| 48 | 64 | A7 | 100 | - | VDD | S | - | - | - | - |

1. Function availability depends on the chosen device.
2. PC13, PC14 and PC15 are supplied through the power switch. Since the switch only sinks a limited amount of current (3 mA), the use of GPIOs PC13 to PC15 in output mode is limited:
   * The speed should not exceed 2 MHz with a maximum load of 30 pF.
   * These I/Os must not be used as a current source (e.g. to drive an LED).
3. Main function after the first backup domain power-up. Later on, it depends on the contents of the RTC registers even after reset (because these registers are not reset by the main reset). For details on how to manage these I/Os, refer to the RTC register description sections in the STM32F411xx reference manual.
4. FT = 5 V tolerant except when in analog mode or oscillator mode (for PC14, PC15, PH0 and PH1).
5. If the device is delivered in an UFBGA100 and the BYPASS\_REG pin is set to VDD (Regulator off/internal reset ON mode), then PA0 is used as an internal Reset (active low)



**STM32F411xC STM32F411xE**

**Pinouts and pin description**

DocID026289 Rev 4

47/146

##### Table 9. Alternate function mapping

|  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| --- | --- | --- | --- | --- | --- | --- | --- | --- | --- | --- | --- | --- | --- | --- | --- | --- | --- |
| **Port** | | **AF00** | **AF01** | **AF02** | **AF03** | **AF04** | **AF05** | **AF06** | **AF07** | **AF08** | **AF09** | **AF10** | **AF11** | **AF12** | **AF13** | **AF14** | **AF15** |
| **SYS\_AF** | **TIM1/TIM2** | **TIM3/ TIM4/ TIM5** | **TIM9/ TIM10/ TIM11** | **I2C1/I2C2/ I2C3** | **SPI1/I2S1S PI2/ I2S2/SPI3/ I2S3** | **SPI2/I2S2/ SPI3/ I2S3/SPI4/ I2S4/SPI5/ I2S5** | **SPI3/I2S3/ USART1/ USART2** | **USART6** | **I2C2/ I2C3** | **OTG1\_FS** |  | **SDIO** |  |  |  |
| Port A | PA0 | - | TIM2\_CH1/ TIM2\_ETR | TIM5\_CH1 | - | - | - | - | USART2\_ CTS | - | - | - | - | - | - | - | EVENT OUT |
| PA1 | - | TIM2\_CH2 | TIM5\_CH2 | - | - | SPI4\_MOSI  /I2S4\_SD | - | USART2\_ RTS | - | - | - | - | - | - | - | EVENT OUT |
| PA2 | - | TIM2\_CH3 | TIM5\_CH3 | TIM9\_CH1 | - | I2S2\_CKIN | - | USART2\_ TX | - | - | - | - | - | - | - | EVENT OUT |
| PA3 | - | TIM2\_CH4 | TIM5\_CH4 | TIM9\_CH2 | - | I2S2\_MCK | - | USART2\_ RX | - | - | - | - | - | - | - | EVENT OUT |
| PA4 | - | - | - | - | - | SPI1\_NSS/I 2S1\_WS | SPI3\_NSS/I2 S3\_WS | USART2\_ CK | - | - | - | - | - | - | - | EVENT OUT |
| PA5 | - | TIM2\_CH1/ TIM2\_ETR | - | - | - | SPI1\_SCK/I 2S1\_CK | - | - | - | - | - | - | - | - | - | EVENT OUT |
| PA6 | - | TIM1\_BKIN | TIM3\_CH1 | - | - | SPI1\_MISO | I2S2\_MCK | - | - | - | - | - | SDIO\_ CMD | - | - | EVENT OUT |
| PA7 | - | TIM1\_CH1N | TIM3\_CH2 | - | - | SPI1\_MOSI  /I2S1\_SD | - | - | - | - | - | - | - | - | - | EVENT OUT |
| PA8 | MCO\_1 | TIM1\_CH1 | - | - | I2C3\_SCL | - | - | USART1\_ CK | - | - | USB\_FS\_ SOF | - | SDIO\_ D1 | - | - | EVENT OUT |
| PA9 | - | TIM1\_CH2 | - | - | I2C3\_SMB A | - | - | USART1\_ TX | - | - | USB\_FS\_ VBUS | - | SDIO\_ D2 | - | - | EVENT OUT |
| PA10 | - | TIM1\_CH3 | - | - | - | - | SPI5\_MOSI/I 2S5\_SD | USART1\_ RX | - | - | USB\_FS\_I D | - | - | - | - | EVENT OUT |
| PA11 | - | TIM1\_CH4 | - | - | - | - | SPI4\_MISO | USART1\_ CTS | USART6\_ TX | - | USB\_FS\_ DM | - | - | - | - | EVENT OUT |
| PA12 | - | TIM1\_ETR | - | - | - | - | SPI5\_MISO | USART1\_ RTS | USART6\_ RX | - | USB\_FS\_ DP | - | - | - | - | EVENT OUT |

**Table 9. Alternate function mapping (continued)**



**Pinouts and pin description**

**STM32F411xC STM32F411xE**

48/146

DocID026289 Rev 4

|  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| --- | --- | --- | --- | --- | --- | --- | --- | --- | --- | --- | --- | --- | --- | --- | --- | --- | --- |
| **Port** | | **AF00** | **AF01** | **AF02** | **AF03** | **AF04** | **AF05** | **AF06** | **AF07** | **AF08** | **AF09** | **AF10** | **AF11** | **AF12** | **AF13** | **AF14** | **AF15** |
| **SYS\_AF** | **TIM1/TIM2** | **TIM3/ TIM4/ TIM5** | **TIM9/ TIM10/ TIM11** | **I2C1/I2C2/ I2C3** | **SPI1/I2S1S PI2/ I2S2/SPI3/ I2S3** | **SPI2/I2S2/ SPI3/ I2S3/SPI4/ I2S4/SPI5/ I2S5** | **SPI3/I2S3/ USART1/ USART2** | **USART6** | **I2C2/ I2C3** | **OTG1\_FS** |  | **SDIO** |  |  |  |
| Port A | PA13 | JTMS- SWDIO | - | - | - | - | - | - | - | - | - | - | - | - | - | - | EVENT OUT |
| PA14 | JTCK- SWCLK | - | - | - | - | - | - | - | - | - | - | - | - | - | - | EVENT OUT |
| PA15 | JTDI | TIM2\_CH1/ TIM2\_ETR | - | - | - | SPI1\_NSS/I 2S1\_WS | SPI3\_NSS/I2 S3\_WS | USART1\_ TX | - | - | - | - | - | - | - | EVENT OUT |
| Port B | PB0 | - | TIM1\_CH2N | TIM3\_CH3 | - | - | - | SPI5\_SCK/I2 S5\_CK |  | - | - | - | - | - | - | - | EVENT OUT |
| PB1 | - | TIM1\_CH3N | TIM3\_CH4 | - | - | - | SPI5\_NSS/I2 S5\_WS |  | - | - | - | - | - | - | - | EVENT OUT |
| PB2 | - | - | - | - | - | - | - | - | - | - | - | - | - | - | - | EVENT OUT |
| PB3 | JTDO- SWO | TIM2\_CH2 | - | - | - | SPI1\_SCK/I 2S1\_CK | SPI3\_SCK/I2 S3\_CK | USART1\_ RX | - | I2C2\_SDA | - | - | - | - | - | EVENT OUT |
| PB4 | JTRST |  | TIM3\_CH1 | - | - | SPI1\_MISO | SPI3\_MISO | I2S3ext\_S D | - | I2C3\_SDA |  |  | SDIO\_ D0 | - | - | EVENT OUT |
| PB5 | - | - | TIM3\_CH2 | - | I2C1\_SMB A | SPI1\_MOSI  /I2S1\_SD | SPI3\_MOSI/I 2S3\_SD |  | - | - | - | - | SDIO\_ D3 | - | - | EVENT OUT |
| PB6 | - | - | TIM4\_CH1 | - | I2C1\_SCL | - | - | USART1\_ TX | - | - | - | - |  | - | - | EVENT OUT |
| PB7 | - | - | TIM4\_CH2 | - | I2C1\_SDA | - | - | USART1\_ RX | - | - | - | - | SDIO\_ D0 | - | - | EVENT OUT |
| PB8 | - | - | TIM4\_CH3 | TIM10\_CH1 | I2C1\_SCL | - | SPI5\_MOSI/I 2S5\_SD | - | - | I2C3\_SDA | - | - | SDIO\_ D4 | - | - | EVENT OUT |
| PB9 | - | - | TIM4\_CH4 | TIM11\_CH1 | I2C1\_SDA | SPI2\_NSS/I 2S2\_WS | - | - | - | I2C2\_SDA | - | - | SDIO\_ D5 | - | - | EVENT OUT |

##### Table 9. Alternate function mapping (continued)



**STM32F411xC STM32F411xE**

**Pinouts and pin description**

DocID026289 Rev 4

49/146

|  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| --- | --- | --- | --- | --- | --- | --- | --- | --- | --- | --- | --- | --- | --- | --- | --- | --- | --- |
| **Port** | | **AF00** | **AF01** | **AF02** | **AF03** | **AF04** | **AF05** | **AF06** | **AF07** | **AF08** | **AF09** | **AF10** | **AF11** | **AF12** | **AF13** | **AF14** | **AF15** |
| **SYS\_AF** | **TIM1/TIM2** | **TIM3/ TIM4/ TIM5** | **TIM9/ TIM10/ TIM11** | **I2C1/I2C2/ I2C3** | **SPI1/I2S1S PI2/ I2S2/SPI3/ I2S3** | **SPI2/I2S2/ SPI3/ I2S3/SPI4/ I2S4/SPI5/ I2S5** | **SPI3/I2S3/ USART1/ USART2** | **USART6** | **I2C2/ I2C3** | **OTG1\_FS** |  | **SDIO** |  |  |  |
| Port B | PB10 | - | TIM2\_CH3 | - | - | I2C2\_SCL | SPI2\_SCK/I 2S2\_CK | I2S3\_MCK | - | - | - | - | - | SDIO\_ D7 | - | - | EVENT OUT |
| PB11 | - | TIM2\_CH4 | - | - | I2C2\_SDA | I2S2\_CKIN | - | - | - | - | - | - | - | - | - | EVENT OUT |
| PB12 | - | TIM1\_BKIN | - | - | I2C2\_SMB A | SPI2\_NSS/I 2S2\_WS | SPI4\_NSS/I2 S4\_WS | SPI3\_SCK  /I2S3\_CK | - | - | - | - | - | - | - | EVENT OUT |
| PB13 | - | TIM1\_CH1N | - | - | - | SPI2\_SCK/I 2S2\_CK | SPI4\_SCK/I2 S4\_CK | - | - | - | - | - | - | - | - | EVENT OUT |
| PB14 | - | TIM1\_CH2N | - | - | - | SPI2\_MISO | I2S2ext\_SD | - | - | - | - | - | SDIO\_ D6 | - | - | EVENT OUT |
| PB15 | RTC\_50H  z | TIM1\_CH3N | - | - | - | SPI2\_MOSI  /I2S2\_SD | - | - | - | - | - | - | SDIO\_ CK | - | - | EVENT OUT |

**Table 9. Alternate function mapping (continued)**



**Pinouts and pin description**

**STM32F411xC STM32F411xE**

50/146

DocID026289 Rev 4

|  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| --- | --- | --- | --- | --- | --- | --- | --- | --- | --- | --- | --- | --- | --- | --- | --- | --- | --- |
| **Port** | | **AF00** | **AF01** | **AF02** | **AF03** | **AF04** | **AF05** | **AF06** | **AF07** | **AF08** | **AF09** | **AF10** | **AF11** | **AF12** | **AF13** | **AF14** | **AF15** |
| **SYS\_AF** | **TIM1/TIM2** | **TIM3/ TIM4/ TIM5** | **TIM9/ TIM10/ TIM11** | **I2C1/I2C2/ I2C3** | **SPI1/I2S1S PI2/ I2S2/SPI3/ I2S3** | **SPI2/I2S2/ SPI3/ I2S3/SPI4/ I2S4/SPI5/ I2S5** | **SPI3/I2S3/ USART1/ USART2** | **USART6** | **I2C2/ I2C3** | **OTG1\_FS** |  | **SDIO** |  |  |  |
| Port C | PC0 | - | - | - | - | - | - | - | - | - | - | - | - | - | - | - | EVENT OUT |
| PC1 | - | - | - | - | - | - | - | - | - | - | - | - | - | - | - | EVENT OUT |
| PC2 | - | - | - | - | - | SPI2\_MISO | I2S2ext\_SD | - | - | - | - | - | - | - | - | EVENT OUT |
| PC3 | - | - | - | - | - | SPI2\_MOSI  /I2S2\_SD | - | - | - | - | - | - | - | - | - | EVENT OUT |
| PC4 | - | - | - | - | - |  | - | - | - | - | - | - | - | - | - | EVENT OUT |
| PC5 | - | - | - | - | - |  | - | - | - | - | - | - | - | - | - | EVENT OUT |
| PC6 | - | - | TIM3\_CH1 | - | - | I2S2\_MCK | - | - | USART6\_ TX | - | - | - | SDIO\_ D6 | - | - | EVENT OUT |
| PC7 | - | - | TIM3\_CH2 | - | - | SPI2\_SCK/I 2S2\_CK | I2S3\_MCK | - | USART6\_ RX | - | - | - | SDIO\_ D7 | - | - | EVENT OUT |
| PC8 | - | - | TIM3\_CH3 | - | - | - | - | - | USART6\_ CK | - | - | - | SDIO\_ D0 | - | - | EVENT OUT |
| PC9 | MCO\_2 | - | TIM3\_CH4 | - | I2C3\_SDA | I2S2\_CKIN | - | - |  | - | - | - | SDIO\_ D1 | - | - | EVENT OUT |
| Port C | PC10 | - | - | - | - | - | - | SPI3\_SCK/I2 S3\_CK | - | - | - | - | - | SDIO\_ D2 | - | - | EVENT OUT |
| PC11 | - | - | - | - | - | I2S3ext\_SD | SPI3\_MISO | - | - | - | - | - | SDIO\_ D3 | - | - | EVENT OUT |
| PC12 | - | - | - | - | - | - | SPI3\_MOSI/I 2S3\_SD | - | - | - | - | - | SDIO\_ CK | - | - | EVENT OUT |
| PC13 | - | - | - | - | - | - | - | - | - | - | - | - | - | - | - | - |
| PC14 | - | - | - | - | - | - | - | - | - | - | - | - | - | - | - | - |

##### Table 9. Alternate function mapping (continued)



**STM32F411xC STM32F411xE**

**Pinouts and pin description**

DocID026289 Rev 4

51/146

|  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| --- | --- | --- | --- | --- | --- | --- | --- | --- | --- | --- | --- | --- | --- | --- | --- | --- | --- |
| **Port** | | **AF00** | **AF01** | **AF02** | **AF03** | **AF04** | **AF05** | **AF06** | **AF07** | **AF08** | **AF09** | **AF10** | **AF11** | **AF12** | **AF13** | **AF14** | **AF15** |
| **SYS\_AF** | **TIM1/TIM2** | **TIM3/ TIM4/ TIM5** | **TIM9/ TIM10/ TIM11** | **I2C1/I2C2/ I2C3** | **SPI1/I2S1S PI2/ I2S2/SPI3/ I2S3** | **SPI2/I2S2/ SPI3/ I2S3/SPI4/ I2S4/SPI5/ I2S5** | **SPI3/I2S3/ USART1/ USART2** | **USART6** | **I2C2/ I2C3** | **OTG1\_FS** |  | **SDIO** |  |  |  |
| Port D | PC15 | - | - | - | - | - | - | - | - | - | - | - | - | - | - | - | - |
| PD0 | - | - | - | - | - | - | - | - | - | - | - | - | - | - | - | EVENT OUT |
| PD1 | - | - | - | - | - | - | - | - | - | - | - | - | - | - | - | EVENT OUT |
| PD2 | - | - | TIM3\_ETR | - | - | - | - | - | - | - | - | - | SDIO\_ CMD |  |  | EVENT OUT |
| PD3 | - | - | - | - | - | SPI2\_SCK/I 2S2\_CK |  | USART2\_ CTS | - | - | - | - | - | - | - | EVENT OUT |
| PD4 | - | - | - | - | - | - | - | USART2\_ RTS | - | - | - | - | - | - | - | EVENT OUT |
| PD5 | - | - | - | - | - | - | - | USART2\_ TX | - | - | - | - | - | - | - | EVENT OUT |
| PD6 | - | - | - | - | - | SPI3\_MOSI  /I2S3\_SD | - | USART2\_ RX | - | - | - | - | - | - | - | EVENT OUT |
| PD7 | - | - | - | - | - | - | - | USART2\_ CK | - | - | - | - | - | - | - | EVENT OUT |
| PD8 | - | - | - | - | - | - | - | - | - | - | - | - | - | - | - | EVENT OUT |
| PD9 | - | - | - | - | - | - | - | - | - | - | - | - | - | - | - | EVENT OUT |
| PD10 | - | - | - | - | - | - | - | - | - | - | - | - | - | - | - | EVENT OUT |
| PD11 | - | - | - | - | - | - | - | - | - | - | - | - | - | - | - | EVENT OUT |

**Table 9. Alternate function mapping (continued)**



**Pinouts and pin description**

**STM32F411xC STM32F411xE**

52/146

DocID026289 Rev 4

|  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| --- | --- | --- | --- | --- | --- | --- | --- | --- | --- | --- | --- | --- | --- | --- | --- | --- | --- |
| **Port** | | **AF00** | **AF01** | **AF02** | **AF03** | **AF04** | **AF05** | **AF06** | **AF07** | **AF08** | **AF09** | **AF10** | **AF11** | **AF12** | **AF13** | **AF14** | **AF15** |
| **SYS\_AF** | **TIM1/TIM2** | **TIM3/ TIM4/ TIM5** | **TIM9/ TIM10/ TIM11** | **I2C1/I2C2/ I2C3** | **SPI1/I2S1S PI2/ I2S2/SPI3/ I2S3** | **SPI2/I2S2/ SPI3/ I2S3/SPI4/ I2S4/SPI5/ I2S5** | **SPI3/I2S3/ USART1/ USART2** | **USART6** | **I2C2/ I2C3** | **OTG1\_FS** |  | **SDIO** |  |  |  |
| Port D | PD12 | - | - | TIM4\_CH1 | - | - | - | - | - | - | - | - | - | - | - | - | EVENT OUT |
| PD13 | - | - | TIM4\_CH2 | - | - | - | - | - | - | - | - | - | - | - | - | EVENT OUT |
| PD14 | - | - | TIM4\_CH3 | - | - | - | - | - | - | - | - | - | - | - | - | EVENT OUT |
| PD15 | - | - | TIM4\_CH4 | - | - | - | - | - | - | - | - | - | - | - | - | EVENT OUT |
| Port E | PE0 | - | - | TIM4\_ETR | - | - | - | - | - | - | - | - | - | - | - | - | EVENT OUT |
| PE1 | - | - |  | - | - | - | - | - | - | - | - | - | - | - | - | EVENT OUT |
| PE2 | TRACECL K | - | - | - | - | SPI4\_SCK/I 2S4\_CK | SPI5\_SCK/I2 S5\_CK | - | - | - | - | - | - | - | - | EVENT OUT |
| PE3 | TRACED0 | - | - | - | - | - | - | - | - | - | - | - | - | - | - | EVENT OUT |
| PE4 | TRACED1 | - | - | - | - | SPI4\_NSS/I 2S4\_WS | SPI5\_NSS/I2 S5\_WS | - | - | - | - | - | - | - | - | EVENT OUT |
| PE5 | TRACED2 | - | - | TIM9\_CH1 | - | SPI4\_MISO | SPI5\_MISO | - | - | - | - | - | - | - | - | EVENT OUT |
| PE6 | TRACED3 | - | - | TIM9\_CH2 | - | SPI4\_MOSI  /I2S4\_SD | SPI5\_MOSI/I 2S5\_SD | - | - | - | - | - | - | - | - | EVENT OUT |
| PE7 | - | TIM1\_ETR | - | - | - | - | - | - | - | - | - | - | - | - | - | EVENT OUT |
| PE8 | - | TIM1\_CH1N | - | - | - | - | - | - | - | - | - | - | - | - | - | EVENT OUT |
| PE9 | - | TIM1\_CH1 | - | - | - | - | - | - | - | - | - | - | - | - | - | EVENT OUT |
| PE10 | - | TIM1\_CH2N | - | - | - | - | - | - | - | - | - | - | - | - | - | EVENT OUT |

**Table 9. Alternate function mapping (continued)**



**STM32F411xC STM32F411xE**

**Pinouts and pin description**

DocID026289 Rev 4

53/146

|  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| --- | --- | --- | --- | --- | --- | --- | --- | --- | --- | --- | --- | --- | --- | --- | --- | --- | --- |
| **Port** | | **AF00** | **AF01** | **AF02** | **AF03** | **AF04** | **AF05** | **AF06** | **AF07** | **AF08** | **AF09** | **AF10** | **AF11** | **AF12** | **AF13** | **AF14** | **AF15** |
| **SYS\_AF** | **TIM1/TIM2** | **TIM3/ TIM4/ TIM5** | **TIM9/ TIM10/ TIM11** | **I2C1/I2C2/ I2C3** | **SPI1/I2S1S PI2/ I2S2/SPI3/ I2S3** | **SPI2/I2S2/ SPI3/ I2S3/SPI4/ I2S4/SPI5/ I2S5** | **SPI3/I2S3/ USART1/ USART2** | **USART6** | **I2C2/ I2C3** | **OTG1\_FS** |  | **SDIO** |  |  |  |
| Port E | PE11 | - | TIM1\_CH2 | - | - | - | SPI4\_NSS/I 2S4\_WS | SPI5\_NSS/I2 S5\_WS | - | - | - | - | - | - | - | - | EVENT OUT |
| PE12 | - | TIM1\_CH3N | - | - | - | SPI4\_SCK/I 2S4\_CK | SPI5\_SCK/I2 S5\_CK | - | - | - | - | - | - | - | - | EVENT OUT |
| PE13 | - | TIM1\_CH3 | - | - | - | SPI4\_MISO | SPI5\_MISO | - | - | - | - | - | - | - | - | EVENT OUT |
| PE14 | - | TIM1\_CH4 | - | - | - | SPI4\_MOSI  /I2S4\_SD | SPI5\_MOSI/I 2S5\_SD | - | - | - | - | - | - | - | - | EVENT OUT |
| PE15 | - | TIM1\_BKIN | - | - | - | - | - | - | - | - | - | - | - | - | - | EVENT OUT |
| Port H | PH0 | - | - | - | - | - | - | - | - | - | - | - | - | - | - | - | - |
| PH1 | - | - | - | - | - | - | - | - | - | - | - | - | - | - | - | - |

# Memory mapping

The memory map is shown in [*Figure 14*](#_bookmark83).

##### Figure 14. Memory map

0[2002 0001 - 0[3))) ))))

0[2000 0000 - 0[2002 0000

0[1))) &008 - 0[1))) ))))

0[1))) &000 - 0[1))) &007

0[1))) 7$10 - 0[1))) %)))

0[1))) 0000 - 0[1))) 7$0)

0[0808 0000 - 0[1))( ))))

0[0800 0000 - 0[0807 ))))

0[0008 0000 - 0[07)) ))))

0[0000 0000 - 0[0007 ))))

0[(010 0000 - 0[)))) ))))

0[(000 0000 - 0[(00) ))))

0['))) ))))

0[5004 0000

0[5003 ))))

0[5000 0000

4002 6800 - 0[4))) ))))

0[4002 67))

0[)))) ))))

0[(000 0000

0['))) ))))

0[&000 0000

0[%))) ))))

0[4002 0000

001 4&00 - 0[4001 ))))

0[4001 4%))

0[6000 0000

0[5))) ))))

0[4000 0000

0[3))) ))))

0[2000 0000

0[1))) ))))

0[4001 0000

0[4000 7400 - 0[4000 ))))

0[4000 73))

0[0000 0000

0[4000 0000

06Y3470691

|  |
| --- |
| 512-0E\WH EORFN 7 &RUWH[-04'V LQWHUQDO SHULSKHUDOV |
| 512-0E\WH EORFN 6 1RW XVHG |
| 5HVHUYHG |
| 512-0E\WH EORFN 2 3HULSKHUDOV |
| 512-0E\WH EORFN 1 65$0 |
| 512-0E\WH EORFN 0 &RGH |

|  |
| --- |
| 5HVHUYHG |
| 65$0 (128 .% DOLDVHG  E\ ELW-EDQGLQJ) |
| 5HVHUYHG |
| 2SWLRQ E\WHV |
| 5HVHUYHG |
| 6\VWHP PHPRU\ |
| 5HVHUYHG |
| )ODVK PHPRU\ |
| 5HVHUYHG |
| $OLDVHG WR )ODVK, V\VWHP, PHPRU\ RU 65$0 GHSHQGLQJ, RQ WKH %227 SLQV |

|  |
| --- |
| 5HVHUYHG |
| &RUWH[-04 LQWHUQDO  SHULSKHUDOV |
| 5HVHUYHG |
| $+%2 |
| 5HVHUYHG 0[ |
| $+%1 |
| 5HVHUYHG 0[4 |
| $3%2 |
| 5HVHUYHG |
| $3%1 |

**Table 10.** **STM32F411xC/xE register boundary addresses**

|  |  |  |
| --- | --- | --- |
| **Bus** | **Boundary address** | **Peripheral** |
|  | 0xE010 0000 - 0xFFFF FFFF | Reserved |
| Cortex-M4 | 0xE000 0000 - 0xE00F FFFF | Cortex-M4 internal peripherals |
|  | 0x5004 0000 - 0xDFFF FFFF | Reserved |
| AHB2 | 0x5000 0000 - 0x5003 FFFF | USB OTG FS |

##### Table 10. STM32F411xC/xE register boundary addresses (continued)

|  |  |  |
| --- | --- | --- |
| **Bus** | **Boundary address** | **Peripheral** |
| AHB1 | 0x4002 6800 - 0x4FFF FFFF | Reserved |
| 0x4002 6400 - 0x4002 67FF | DMA2 |
| 0x4002 6000 - 0x4002 63FF | DMA1 |
| 0x4002 5000 - 0x4002 4FFF | Reserved |
| 0x4002 3C00 - 0x4002 3FFF | Flash interface register |
| 0x4002 3800 - 0x4002 3BFF | RCC |
| 0x4002 3400 - 0x4002 37FF | Reserved |
| 0x4002 3000 - 0x4002 33FF | CRC |
| 0x4002 2000 - 0x4002 2FFF | Reserved |
| 0x4002 1C00 - 0x4002 1FFF | GPIOH |
| 0x4002 1400 - 0x4002 1BFF | Reserved |
| 0x4002 1000 - 0x4002 13FF | GPIOE |
| 0x4002 0C00 - 0x4002 0FFF | GPIOD |
| 0x4002 0800 - 0x4002 0BFF | GPIOC |
| 0x4002 0400 - 0x4002 07FF | GPIOB |
| 0x4002 0000 - 0x4002 03FF | GPIOA |
| APB2 | 0x4001 5400- 0x4001 FFFF | Reserved |
| 0x4001 5000 - 0x4001 53FFF | SPI5/I2S5 |
| 0x4001 4800 - 0x4001 4BFF | TIM11 |
| 0x4001 4400 - 0x4001 47FF | TIM10 |
| 0x4001 4000 - 0x4001 43FF | TIM9 |
| 0x4001 3C00 - 0x4001 3FFF | EXTI |
| 0x4001 3800 - 0x4001 3BFF | SYSCFG |
| 0x4001 3400 - 0x4001 37FF | SPI4/I2S4 |
| 0x4001 3000 - 0x4001 33FF | SPI1/I2S1 |
| 0x4001 2C00 - 0x4001 2FFF | SDIO |
| 0x4001 2400 - 0x4001 2BFF | Reserved |
| 0x4001 2000 - 0x4001 23FF | ADC1 |
| 0x4001 1800 - 0x4001 1FFF | Reserved |
| 0x4001 1400 - 0x4001 17FF | USART6 |
| 0x4001 1000 - 0x4001 13FF | USART1 |
| 0x4001 0400 - 0x4001 0FFF | Reserved |
| 0x4001 0000 - 0x4001 03FF | TIM1 |
| 0x4000 7400 - 0x4000 FFFF | Reserved |

**Table 10. STM32F411xC/xE register boundary addresses (continued)**

|  |  |  |
| --- | --- | --- |
| **Bus** | **Boundary address** | **Peripheral** |
| APB1 | 0x4000 7000 - 0x4000 73FF | PWR |
| 0x4000 6000 - 0x4000 6FFF | Reserved |
| 0x4000 5C00 - 0x4000 5FFF | I2C3 |
| 0x4000 5800 - 0x4000 5BFF | I2C2 |
| 0x4000 5400 - 0x4000 57FF | I2C1 |
| 0x4000 4800 - 0x4000 53FF | Reserved |
| 0x4000 4400 - 0x4000 47FF | USART2 |
| 0x4000 4000 - 0x4000 43FF | I2S3ext |
| 0x4000 3C00 - 0x4000 3FFF | SPI3 / I2S3 |
| 0x4000 3800 - 0x4000 3BFF | SPI2 / I2S2 |
| 0x4000 3400 - 0x4000 37FF | I2S2ext |
| 0x4000 3000 - 0x4000 33FF | IWDG |
| 0x4000 2C00 - 0x4000 2FFF | WWDG |
| 0x4000 2800 - 0x4000 2BFF | RTC & BKP Registers |
| 0x4000 1000 - 0x4000 27FF | Reserved |
| 0x4000 0C00 - 0x4000 0FFF | TIM5 |
| 0x4000 0800 - 0x4000 0BFF | TIM4 |
| 0x4000 0400 - 0x4000 07FF | TIM3 |
| 0x4000 0000 - 0x4000 03FF | TIM2 |

## Parameter conditions

Unless otherwise specified, all voltages are referenced to VSS.

### Minimum and maximum values

Unless otherwise specified the minimum and maximum values are guaranteed in the worst conditions of ambient temperature, supply voltage and frequencies by tests in production on 100% of the devices with an ambient temperature at TA = 25 °C and TA = TAmax (given by the selected temperature range).

Data based on characterization results, design simulation and/or technology characteristics are indicated in the table footnotes and are not tested in production. Based on characterization, the minimum and maximum values refer to sample tests and represent the mean value plus or minus three times the standard deviation (mean ±3 σ).

### Typical values

Unless otherwise specified, typical data are based on TA = 25 °C, VDD = 3.3 V (for the

1.7 V  VDD  3.6 V voltage range). They are given only as design guidelines and are not tested.

Typical ADC accuracy values are determined by characterization of a batch of samples from a standard diffusion lot over the full temperature range, where 95% of the devices have an error less than or equal to the value indicated (mean ±2 σ).

### Typical curves

Unless otherwise specified, all typical curves are given only as design guidelines and are not tested.

### Loading capacitor

The loading conditions used for pin parameter measurement are shown in [*Figure 15*](#_bookmark92).

**Figure 15. Pin loading conditions**

-#5 PIN

# = 50 P&

-31901162

### Pin input voltage

The input voltage measurement on a pin of the device is described in [*Figure 16*](#_bookmark94).

**Figure 16. Input voltage measurement**



-#5 PIN

6).

-31901062

### Power supply scheme

##### Figure 17. Power supply scheme



$QDORJ:

5&V,

3//,..

5HVHW FRQWUROOHU

%DFNXS FLUFXLWU\ (26&32.,57&,

:DNHXS ORJLF

%DFNXS UHJLVWHUV)

9%$7

9%$7

1.65 WR 3.69

3RZHU VZLWFK

287

\*3,2V

,1

,2

/RJLF

2 î 2.2 ) RU 1 î 4.7 )

9''

6 î 100 Q)

+ 1 î 4.7 )

9&$3B1

9&$3B2

9''

1/2/...4/ 5

966

1/2/...4 / 5

.HUQHO ORJLF (&38, GLJLWDO

& 5$0)

9ROWDJH UHJXODWRU

)ODVK PHPRU\

9''

%<3$66B5(\*

3'5B21

9''$

95()

100 Q)

+ 1 )

100 Q)

+ 1 )

95()+

95()-

$'&

966$

063148891

/HYHO VKLIWHU

1. To connect PDR\_ON pin, refer to [*Section 3.15: Power supply supervisor*](#_bookmark30).
2. The 4.7 µF ceramic capacitor must be connected to one of the VDD pin.
3. VCAP\_2 pad is only available on LQFP100 and UFBGA100 packages.
4. VDDA=VDD and VSSA=VSS.

**Caution:** Each power supply pair (for example VDD/VSS, VDDA/VSSA) must be decoupled with filtering ceramic capacitors as shown above. These capacitors must be placed as close as possible to, or below, the appropriate pins on the underside of the PCB to ensure good operation of the device. It is not recommended to remove filtering capacitors to reduce PCB size or cost. This might cause incorrect operation of the device.

### Current consumption measurement

**Figure 18. Current consumption measurement scheme**

)$$?6"!4

6"!4

)$$

6$$

6$$!

AI14126



## Absolute maximum ratings

Stresses above the absolute maximum ratings listed in [*Table 11: Voltage characteristics*](#_bookmark101), [*Table 12: Current characteristics*](#_bookmark103), and [*Table 13: Thermal characteristics*](#_bookmark106) may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these conditions is not implied. Exposure to maximum rating conditions for extended periods may affect device reliability.

##### Table 11. Voltage characteristics

|  |  |  |  |  |
| --- | --- | --- | --- | --- |
| **Symbol** | **Ratings** | **Min** | **Max** | **Unit** |
| VDD–VSS | External main supply voltage (including VDDA, VDD and VBAT)(1) | –0.3 | 4.0 | V |
| VIN | Input voltage on FT and TC pins(2) | VSS–0.3 | VDD+4.0 |
| Input voltage on any other pin | VSS–0.3 | 4.0 |
| Input voltage for BOOT0 | VSS | 9.0 |
| |ΔVDDx| | Variations between different VDD power pins | - | 50 | mV |
| |VSSX VSS| | Variations between all the different ground pins | - | 50 |
| VESD(HBM) | Electrostatic discharge voltage (human body model) | see [*Section 6.3.14:*](#_bookmark203)[*Absolute maximum ratings (electrical*](#_bookmark203)[*sensitivity)*](#_bookmark203) | |  |

1. All main power (VDD, VDDA) and ground (VSS, VSSA) pins must always be connected to the external power supply, in the permitted range.
2. VIN maximum value must always be respected. Refer to [*Table 12*](#_bookmark103) for the values of the maximum allowed injected current.

##### Table 12. Current characteristics

|  |  |  |  |
| --- | --- | --- | --- |
| **Symbol** | **Ratings** | **Max.** | **Unit** |
| IVDD | Total current into sum of all VDD\_x power lines (source)(1) | 160 | mA |
|  IVSS | Total current out of sum of all VSS\_x ground lines (sink)(1) | -160 |
| IVDD | Maximum current into each VDD\_x power line (source)(1) | 100 |
| IVSS | Maximum current out of each VSS\_x ground line (sink)(1) | -100 |
| IIO | Output current sunk by any I/O and control pin | 25 |
| Output current sourced by any I/O and control pin | -25 |
| IIO | Total output current sunk by sum of all I/O and control pins (2) | 120 |
| Total output current sourced by sum of all I/Os and control pins[(2)](#_bookmark105) | -120 |
| IINJ(PIN) (3) | Injected current on FT and TC pins (4) | –5/+0 |
| Injected current on NRST and B pins (4) |
| IINJ(PIN) | Total injected current (sum of all I/O and control pins)(5) | ±25 |

1. All main power (VDD, VDDA) and ground (VSS, VSSA) pins must always be connected to the external power supply, in the permitted range.
2. This current consumption must be correctly distributed over all I/Os and control pins.
3. Negative injection disturbs the analog performance of the device. See note in [*Section 6.3.20: 12-bit ADC characteristics*](#_bookmark247).
4. Positive injection is not possible on these I/Os and does not occur for input voltages lower than the specified maximum value.
5. When several inputs are submitted to a current injection, the maximum ΣIINJ(PIN) is the absolute sum of the positive and negative injected currents (instantaneous values).

##### Table 13. Thermal characteristics

|  |  |  |  |
| --- | --- | --- | --- |
| **Symbol** | **Ratings** | **Value** | **Unit** |
| TSTG | Storage temperature range | –65 to +150 | °C |
| TJ | Maximum junction temperature | 125 |
| TLEAD | Maximum lead temperature during soldering (WLCSP49, LQFP64/100, UFQFPN48, UFBGA100) | see note (1) |

* 1. Compliant with JEDEC Std J-STD-020D (for small body, Sn-Pb or Pb assembly), the ST ECOPACK® 7191395 specification, and the European directive on Restrictions on Hazardous Substances (ROHS directive 2011/65/EU, July 2011).

## Operating conditions

### General operating conditions

##### Table 14. General operating conditions

|  |  |  |  |  |  |  |
| --- | --- | --- | --- | --- | --- | --- |
| **Symbol** | **Parameter** | **Conditions** | **Min** | **Typ** | **Max** | **Unit** |
| fHCLK | Internal AHB clock frequency | Power Scale3: Regulator ON,  VOS[1:0] bits in PWR\_CR register = 0x01 | 0 | - | 64 | MHz |
| Power Scale2: Regulator ON,  VOS[1:0] bits in PWR\_CR register = 0x10 | 0 | - | 84 |
| Power Scale1: Regulator ON,  VOS[1:0] bits in PWR\_CR register = 0x11 | 0 | - | 100 |
| fPCLK1 | Internal APB1 clock frequency |  | 0 | - | 50 | MHz |
| fPCLK2 | Internal APB2 clock frequency |  | 0 | - | 100 | MHz |
| VDD | Standard operating voltage |  | 1.7(1) | - | 3.6 | V |
| VDDA(2)(3) | Analog operating voltage (ADC limited to 1.2 M samples) | Must be the same potential as V (4)  DD | 1.7(1) | - | 2.4 | V |
| Analog operating voltage (ADC limited to 2.4 M samples) | 2.4 | - | 3.6 |
| VBAT | Backup operating voltage |  | 1.65 | - | 3.6 | V |
| V12 | Regulator ON: 1.2 V internal voltage on VCAP1/VCAP2 pins | VOS[1:0] bits in PWR\_CR register = 0x01 Max frequency 64 MHz | 1.08  (5) | 1.14 | 1.20(5) | V |
| VOS[1:0] bits in PWR\_CR register = 0x10 Max frequency 84 MHz | 1.20  (5) | 1.26 | 1.32(5) |
| VOS[1:0] bits in PWR\_CR register = 0x11 Max frequency 100 MHz | 1.26 | 1.32 | 1.38 |
| V12 | Regulator OFF: 1.2 V external voltage must be supplied on VCAP1/VCAP2 pins | Max frequency 64 MHz | 1.10 | 1.14 | 1.20 | V |
| Max frequency 84 MHz | 1.20 | 1.26 | 1.32 |
| Max frequency 100 MHz | 1.26 | 1.32 | 1.38 |
| VIN | Input voltage on RST, FT and TC pins(6) | 2 V  VDD  3.6 V | –0.3 | - | 5.5 | V |
| VDD  2 V | –0.3 | - | 5.2 |
| Input voltage on BOOT0 pin | - | 0 | - | 9 |
| PD | Maximum allowed package power dissipation for suffix 7(7) | UFQFPN48 | - | - | 625 | mW |
| WLCSP49 | - | - | 392 |
| LQFP64 | - | - | 313 |
| LQFP100 | - | - | 465 |
| UFBGA100 | - | - | 323 |

**Table 14. General operating conditions (continued)**

|  |  |  |  |  |  |  |
| --- | --- | --- | --- | --- | --- | --- |
| **Symbol** | **Parameter** | **Conditions** | **Min** | **Typ** | **Max** | **Unit** |
| TA | Ambient temperature for 6 suffix version | Maximum power dissipation | –40 | - | 85 | °C |
| Low power dissipation(8) | –40 | - | 105 |
| Ambient temperature for 7 suffix version | Maximum power dissipation | –40 | - | 105 |
| Low power dissipation(8) | –40 | - | 125 |
| TJ | Junction temperature range | 6 suffix version | –40 | - | 105 |
| 7 suffix version | –40 | - | 125 |

1. VDD/VDDA minimum value of 1.7 V with the use of an external power supply supervisor (refer to [*Section 3.15.2: Internal*](#_bookmark34)[*reset OFF*](#_bookmark34)).
2. When the ADC is used, refer to [*Table 65: ADC characteristics*](#_bookmark248).
3. If VREF+ pin is present, it must respect the following condition: VDDA-VREF+ < 1.2 V.
4. It is recommended to power VDD and VDDA from the same source. A maximum difference of 300 mV between VDD and VDDA can be tolerated during power-up and power-down operation.
5. Guaranteed by test in production
6. To sustain a voltage higher than VDD+0.3, the internal Pull-up and Pull-Down resistors must be disabled
7. If TA is lower, higher PD values are allowed as long as TJ does not exceed TJmax.
8. In low power dissipation state, TA can be extended to this range as long as TJ does not exceed TJmax.

##### Table 15. Features depending on the operating power supply range

|  |  |  |  |  |  |  |
| --- | --- | --- | --- | --- | --- | --- |
| **Operating power supply range** | **ADC**  **operation** | **Maximum Flash memory access frequency with no wait states (fFlashmax)** | **Maximum Flash memory access frequency with**  **wait states (1)(2)** | **I/O operation** | **Clock output frequency on I/O pins(3)** | **Possible Flash memory operations** |
| VDD =1.7 to  2.1 V(4) | Conversion time up to  1.2 Msps | 16 MHz(5) | 100 MHz with 6 wait states | – No I/O compensation | up to 30 MHz | 8-bit erase and program operations only |
| VDD = 2.1 to  2.4 V | Conversion time up to  1.2 Msps | 18 MHz | 100 MHz with 5 wait states | – No I/O compensation | up to 30 MHz | 16-bit erase and program operations |
| VDD = 2.4 to  2.7 V | Conversion time up to  2.4 Msps | 24 MHz | 100 MHz with 4 wait states | – I/O  compensation works | up to 50 MHz | 16-bit erase and program operations |
| VDD = 2.7 to 3.6 V(6) | Conversion time up to  2.4 Msps | 30 MHz | 100 MHz with 3 wait states | – I/O  compensation works | – up to 100 MHz  when VDD =  3.0 to 3.6 V  – up to 50 MHz  when VDD =  2.7 to 3.0 V | 32-bit erase and program operations |

1. Applicable only when the code is executed from Flash memory. When the code is executed from RAM, no wait state is required.
2. Thanks to the ART accelerator and the 128-bit Flash memory, the number of wait states given here does not impact the execution speed from Flash memory since the ART accelerator allows to achieve a performance equivalent to 0 wait state program execution.
3. Refer to [*Table 55: I/O AC characteristics*](#_bookmark220) for frequencies vs. external load.
4. VDD/VDDA minimum value of 1.7 V, with the use of an external power supply supervisor (refer to [*Section 3.15.2: Internal*](#_bookmark34)[*reset OFF*](#_bookmark34)).
5. Prefetch is not available. Refer to AN3430 application note for details on how to adjust performance and power.
6. The voltage range for the USB full speed embedded PHY can drop down to 2.7 V. However the electrical characteristics of D- and D+ pins will be degraded between 2.7 and 3 V.

### VCAP1/VCAP2 external capacitors

Stabilization for the main regulator is achieved by connecting the external capacitor CEXT to the VCAP1 and VCAP2 pins. For packages supporting only 1 VCAP pin, the 2 CEXT capacitors are replaced by a single capacitor.

CEXT is specified in [*Table 16*](#_bookmark114).

##### Figure 19. External capacitor CEXT

&

(65

5 /HDN

061904492

* + - 1. Legend: ESR is the equivalent series resistance.

##### Table 16. VCAP1/VCAP2 operating conditions(1)

|  |  |  |
| --- | --- | --- |
| **Symbol** | **Parameter** | **Conditions** |
| CEXT | Capacitance of external capacitor with a single VCAP pin available | 4.7 µF |
| ESR | ESR of external capacitor with a single VCAP pin available | < 1 Ω |

1. When bypassing the voltage regulator, the two 2.2 µF VCAP capacitors are not required and should be replaced by two 100 nF decoupling capacitors.

### Operating conditions at power-up/power-down (regulator ON)

Subject to general operating conditions for TA.

**Table 17. Operating conditions at power-up / power-down (regulator ON)**

|  |  |  |  |  |
| --- | --- | --- | --- | --- |
| **Symbol** | **Parameter** | **Min** | **Max** | **Unit** |
| tVDD | VDD rise time rate | 20 |  | µs/V |
| VDD fall time rate | 20 |  |

### Operating conditions at power-up / power-down (regulator OFF)

Subject to general operating conditions for TA.

##### Table 18. Operating conditions at power-up / power-down (regulator OFF)(1)

|  |  |  |  |  |  |
| --- | --- | --- | --- | --- | --- |
| **Symbol** | **Parameter** | **Conditions** | **Min** | **Max** | **Unit** |
| tVDD | VDD rise time rate | Power-up | 20 |  | µs/V |
| VDD fall time rate | Power-down | 20 |  |
| tVCAP | VCAP\_1 and VCAP\_2 rise time rate | Power-up | 20 |  |
| VCAP\_1 and VCAP\_2 fall time rate | Power-down | 20 |  |

* + - 1. To reset the internal logic at power-down, a reset must be applied on pin PA0 when VDD reach below

1.08 V.

*Note: This feature is only available for UFBGA100 package.*

### Embedded reset and power control block characteristics

The parameters given in [*Table 19*](#_bookmark120) are derived from tests performed under ambient temperature and VDD supply voltage @ 3.3V.

##### Table 19. Embedded reset and power control block characteristics

|  |  |  |  |  |  |  |
| --- | --- | --- | --- | --- | --- | --- |
| **Symbol** | **Parameter** | **Conditions** | **Min** | **Typ** | **Max** | **Unit** |
| VPVD | Programmable voltage detector level selection | PLS[2:0]=000 (rising edge) | 2.09 | 2.14 | 2.19 | V |
| PLS[2:0]=000 (falling edge) | 1.98 | 2.04 | 2.08 |
| PLS[2:0]=001 (rising edge) | 2.23 | 2.30 | 2.37 |
| PLS[2:0]=001 (falling edge) | 2.13 | 2.19 | 2.25 |
| PLS[2:0]=010 (rising edge) | 2.39 | 2.45 | 2.51 |
| PLS[2:0]=010 (falling edge) | 2.29 | 2.35 | 2.39 |
| PLS[2:0]=011 (rising edge) | 2.54 | 2.60 | 2.65 |
| PLS[2:0]=011 (falling edge) | 2.44 | 2.51 | 2.56 |
| PLS[2:0]=100 (rising edge) | 2.70 | 2.76 | 2.82 |
| PLS[2:0]=100 (falling edge) | 2.59 | 2.66 | 2.71 |
| PLS[2:0]=101 (rising edge) | 2.86 | 2.93 | 2.99 |
| PLS[2:0]=101 (falling edge) | 2.65 | 2.84 | 3.02 |
| PLS[2:0]=110 (rising edge) | 2.96 | 3.03 | 3.10 |
| PLS[2:0]=110 (falling edge) | 2.85 | 2.93 | 2.99 |
| PLS[2:0]=111 (rising edge) | 3.07 | 3.14 | 3.21 |
| PLS[2:0]=111 (falling edge) | 2.95 | 3.03 | 3.09 |
| VPVDhyst(2) | PVD hysteresis |  | - | 100 | - | mV |
| VPOR/PDR | Power-on/power-down reset threshold | Falling edge | 1.60(1) | 1.68 | 1.76 | V |
| Rising edge | 1.64 | 1.72 | 1.80 |

**Table 19. Embedded reset and power control block characteristics (continued)**

|  |  |  |  |  |  |  |
| --- | --- | --- | --- | --- | --- | --- |
| **Symbol** | **Parameter** | **Conditions** | **Min** | **Typ** | **Max** | **Unit** |
| (2)  VPDRhyst | PDR hysteresis |  | - | 40 | - | mV |
| VBOR1 | Brownout level 1 threshold | Falling edge | 2.13 | 2.19 | 2.24 | V |
| Rising edge | 2.23 | 2.29 | 2.33 |
| VBOR2 | Brownout level 2 threshold | Falling edge | 2.44 | 2.50 | 2.56 |
| Rising edge | 2.53 | 2.59 | 2.63 |
| VBOR3 | Brownout level 3 threshold | Falling edge | 2.75 | 2.83 | 2.88 |
| Rising edge | 2.85 | 2.92 | 2.97 |
| VBORhyst(2) | BOR hysteresis |  | - | 100 | - | mV |
| TRSTTEMPO (2)(3) | POR reset timing |  | 0.5 | 1.5 | 3.0 | ms |
| IRUSH(2) | In-Rush current on voltage regulator power- on (POR or wakeup from Standby) |  | - | 160 | 200 | mA |
| ERUSH(2) | In-Rush energy on voltage regulator power- on (POR or wakeup from Standby) | VDD = 1.7 V, TA = 105 °C,  IRUSH = 171 mA for 31 µs | - | - | 5.4 | µC |

* + - 1. The product behavior is guaranteed by design down to the minimum VPOR/PDR value.
      2. Guaranteed by design, not tested in production.
      3. The reset timing is measured from the power-on (POR reset or wakeup from VBAT) to the instant when first instruction is fetched by the user application code.

### Supply current characteristics

The current consumption is a function of several parameters and factors such as the operating voltage, ambient temperature, I/O pin loading, device software configuration, operating frequencies, I/O pin switching rate, program location in memory and executed binary code.

The current consumption is measured as described in [*Figure 18: Current consumption*](#_bookmark99)[*measurement scheme*](#_bookmark99).

All the run-mode current consumption measurements given in this section are performed with a reduced code that gives a consumption equivalent to CoreMark code.

#### Typical and maximum current consumption

The MCU is placed under the following conditions:

* All I/O pins are in input mode with a static value at VDD or VSS (no load).
* All peripherals are disabled except if it is explicitly mentioned.
* The Flash memory access time is adjusted to both fHCLK frequency and VDD ranges (refer to [*Table 15: Features depending on the operating power supply range*](#_bookmark111)).
* The voltage scaling is adjusted to fHCLK frequency as follows:
  + Scale 3 for fHCLK  64 MHz
  + Scale 2 for 64 MHz < fHCLK  84 MHz
  + Scale 1 for 84 MHz < fHCLK  100 MHz
* The system clock is HCLK, fPCLK1 = fHCLK/2, and fPCLK2 = fHCLK.
* External clock is 4 MHz and PLL is ON except if it is explicitly mentioned.
* The maximum values are obtained for VDD = 3.6 V and a maximum ambient temperature (TA), and the typical values for TA= 25 °C and VDD = 3.3 V unless otherwise specified.

##### Table 20. Typical and maximum current consumption, code with data processing (ART accelerator disabled) running from SRAM - VDD = 1.7 V

|  |  |  |  |  |  |  |  |  |
| --- | --- | --- | --- | --- | --- | --- | --- | --- |
| **Symbol** | **Parameter** | **Conditions** | **fHCLK (MHz)** | **Typ** | **Max(1)** | | | **Unit** |
| **TA= 25 °C** | **TA= 25 °C** | **TA=85 °C** | **TA=105 °C** |
|  |  |  | 100 | 21.4 | 23.0 | 23.6 | 24.0 |  |
|  |  | External clock, | 84 | 17.2 | 18.9(5) | 19.1 | 19.2 |  |
|  |  | PLL ON(2), all |  |
| 64 | 11.9 | 12.9 | 13.2 | 13.7 |
|  |  | peripherals |  |
| 50 | 9.4 | 10.1 | 10.4 | 11.0 |
|  |  | enabled(3)(4) |  |
|  |  |  | 20 | 4.3 | 4.8 | 5.0 | 5.6 |  |
|  |  | HSI, PLL off, all | 16 | 3.0 | 3.3 | 3.6 | 4.3 |  |
|  |  | peripherals |  |
| 1 | 0.5 | 0.7 | 1.0 | 1.7 |
| IDD | Supply current in **Run mode** | enabled[(4)](#_bookmark125) | mA |
|  | 100 | 12.7 | 14.0 | 14.4 | 14.8 |
|  |  | External clock, PLL | 84 | 10.2 | 11.6[(5)](#_bookmark126) | 11.8 | 12.0 |  |
| 64 | 7.1 | 7.9 | 8.2 | 8.7 |
|  |  | on [(2)](#_bookmark124))all peripherals |  |
|  |  | disabled**(3)** |  |
| 50 | 5.6 | 6.3 | 6.5 | 7.1 |
|  |  |  | 20 | 2.5 | 3.0 | 3.3 | 3.9 |  |
|  |  | HSI, PLL off, all | 16 | 1.9 | 2.1 | 2.4 | 3.0 |  |
|  |  | peripherals |  |
| 1 | 0.4 | 0.5 | 0.9 | 1.6 |
|  |  | disabled[(4)](#_bookmark125) |  |

1. Guaranteed by characterization, not tested in production unless otherwise specified
2. Refer to [*Table 41*](#_bookmark186) and RM0383 for the possible PLL VCO setting
3. When analog peripheral blocks such as ADC, HSE, LSE, HSI, or LSI are ON, an additional power consumption has to be considered.
4. When the ADC is ON (ADON bit set in the ADC\_CR2 register), add an additional power consumption of 1.6 mA for the analog part.
5. Tested in production.

##### Table 21. Typical and maximum current consumption, code with data processing (ART accelerator disabled) running from SRAM - VDD = 3.6 V

|  |  |  |  |  |  |  |  |  |
| --- | --- | --- | --- | --- | --- | --- | --- | --- |
| **Symbol** | **Parameter** | **Conditions** | **fHCLK (MHz)** | **Typ** | **Max(1)** | | | **Unit** |
| **TA= 25 °C** | **TA=85 °C** | **TA=105 °C** |
|  |  |  | 100 | 21.7 | 23.3 | 23.9 | 24.3 |  |
|  |  | External clock, | 84 | 17.5 | 19.2(5) | 19.4 | 19.5 |  |
|  |  | PLL ON(2), all |  |
| 64 | 12.2 | 13.2 | 13.5 | 14.0 |
|  |  | peripherals |  |
| 50 | 9.6 | 10.4 | 10.7 | 11.2 |
|  |  | enabled(3)(4) |  |
|  |  |  | 20 | 4.5 | 5.0 | 5.3 | 5.9 |  |
|  |  | HSI, PLL OFF, all | 16 | 3.0 | 3.3 | 3.6 | 4.3 |  |
|  |  | peripherals |  |
| 1 | 0.5 | 0.7 | 1.0 | 1.7 |
| IDD | Supply current in **Run mode** | enabled[**(3)**](#_bookmark130) | mA |
|  | 100 | 13.0 | 14.6[(5)](#_bookmark131) | 14.6 | 14.9 |
|  |  | External clock, | 84 | 10.5 | 11.9[(5)](#_bookmark131) | 12.1 | 12.2 |  |
|  |  | PLL OFF[(2)](#_bookmark129), |  |
| 64 | 7.4 | 8.4[(5)](#_bookmark131) | 8.8 | 8.9 |
|  |  | all peripherals |  |
| 50 | 5.9 | 6.6 | 6.8 | 7.3 |
|  |  | disabled[**(3)**](#_bookmark130) |  |
|  |  |  | 20 | 2.8 | 3.3 | 3.5 | 4.2 |  |
|  |  | HSI, PLL OFF, all | 16 | 1.9 | 2.1 | 2.4 | 3.1 |  |
|  |  | peripherals |  |
| 1 | 0.4 | 0.5 | 0.9 | 1.6 |
|  |  | disabled[**(3)**](#_bookmark130) |  |

1. Guaranteed by characterization, not tested in production unless otherwise specified
2. Refer to [*Table 41*](#_bookmark186) and RM0383 for the possible PLL VCO setting
3. When analog peripheral blocks such as ADC, HSE, LSE, HSI, or LSI are ON, an additional power consumption has to be considered.
4. When the ADC is ON (ADON bit set in the ADC\_CR2 register), add an additional power consumption of 1.6 mA for the analog part.
5. Tested in production

##### Table 22. Typical and maximum current consumption in run mode, code with data processing (ART accelerator enabled except prefetch) running from Flash memory- VDD = 1.7 V

|  |  |  |  |  |  |  |  |  |
| --- | --- | --- | --- | --- | --- | --- | --- | --- |
| **Symbol** | **Parameter** | **Conditions** | **fHCLK (MHz)** | **Typ** | **Max(1)** | | | **Unit** |
| **TA = 25 °C** | **TA = 85 °C** | **TA = 105 °C** |
| IDD | Supply current in **Run mode** | External clock, PLL ON(2), all peripherals enabled(3)(4) | 100 | 20.4 | 21.8 | 22.1 | 22.8 | mA |
| 84 | 16.5 | 17.6 | 17.8 | 18.6 |
| 64 | 11.4 | 12.3 | 12.5 | 13.1 |
| 50 | 9.0 | 9.7 | 10.0 | 10.6 |
| 20 | 4.6 | 5.0 | 5.3 | 6.0 |
| HSI, PLL OFF[(2)](#_bookmark133), all  peripherals enabled[(3)](#_bookmark134) | 16 | 2.9 | 3.2 | 3.6 | 4.3 |
| 1 | 0.7 | 0.8 | 1.3 | 1.9 |
| External clock, PLL ON[(2)](#_bookmark133) all peripherals disabled[(3)](#_bookmark134) | 100 | 11.2 | 12.2 | 12.4 | 13.2 |
| 84 | 9.1 | 9.9 | 10.1 | 10.9 |
| 64 | 6.4 | 7.0 | 7.3 | 7.9 |
| 50 | 5.1 | 5.6 | 5.9 | 6.6 |
| 20 | 2.6 | 3.0 | 3.3 | 4.0 |
| HSI, PLL OFF[(2)](#_bookmark133), all  peripherals disabled[(3)](#_bookmark134) | 16 | 1.8 | 2.0 | 2.4 | 3.0 |
| 1 | 0.6 | 0.7 | 1.2 | 1.9 |

1. Guaranteed by characterization, not tested in production unless otherwise specified.
2. Refer to [*Table 41*](#_bookmark186) and RM0383 for the possible PLL VCO setting
3. Add an additional power consumption of 1.6 mA per ADC for the analog part. In applications, this consumption occurs only while the ADC is ON (ADON bit is set in the ADC\_CR2 register).
4. When the ADC is ON (ADON bit set in the ADC\_CR2), add an additional power consumption of 1.6mA per ADC for the analog part.

##### Table 23. Typical and maximum current consumption in run mode, code with data processing (ART accelerator enabled except prefetch) running from Flash memory - VDD = 3.6 V

|  |  |  |  |  |  |  |  |  |
| --- | --- | --- | --- | --- | --- | --- | --- | --- |
| **Symbol** | **Parameter** | **Conditions** | **fHCLK (MHz)** | **Typ** | **Max(1)** | | | **Unit** |
| **TA = 25 °C** | **TA = 85 °C** | **TA = 105 °C** |
| IDD | Supply current in **Run mode** | External clock, PLL ON(2), all peripherals enabled(3)(4) | 100 | 20.7 | 22.2 | 22.5 | 23.2 | mA |
| 84 | 16.8 | 18.0 | 18.3 | 19.0 |
| 64 | 11.8 | 12.7 | 12.9 | 13.6 |
| 50 | 9.3 | 10.2 | 10.4 | 11.1 |
| 20 | 4.8 | 5.5 | 5.8 | 6.5 |
| HSI, PLL OFF[(2)](#_bookmark136), all  peripherals enabled[(3)](#_bookmark137) | 16 | 3.0 | 3.3 | 3.8 | 4.5 |
| 1 | 0.7 | 1.0 | 1.4 | 2.1 |
| External clock, PLL ON[(2)](#_bookmark136) all peripherals disabled[(3)](#_bookmark137) | 100 | 11.6 | 12.6 | 12.9 | 13.6 |
| 84 | 9.7 | 10.2(5) | 11.1 | 11.3 |
| 64 | 6.7 | 7.4 | 7.7 | 8.3 |
| 50 | 5.4 | 6.0 | 6.3 | 7.0 |
| 20 | 2.9 | 3.4 | 3.7 | 4.4 |
| HSI, PLL OFF[(2)](#_bookmark136), all  peripherals disabled[(3)](#_bookmark137) | 16 | 1.9 | 2.2 | 2.6 | 3.3 |
| 1 | 0.7 | 0.9 | 1.3 | 2.1 |

1. Guaranteed by characterization, not tested in production unless otherwise specified.
2. Refer to [*Table 41*](#_bookmark186) and RM0383 for the possible PLL VCO setting
3. Add an additional power consumption of 1.6 mA per ADC for the analog part. In applications, this consumption occurs only while the ADC is ON (ADON bit is set in the ADC\_CR2 register).
4. When the ADC is ON (ADON bit set in the ADC\_CR2), add an additional power consumption of 1.6mA per ADC for the analog part.
5. Tested in production.

##### Table 24. Typical and maximum current consumption in run mode, code with data processing (ART accelerator disabled) running from Flash memory - VDD = 3.6 V

|  |  |  |  |  |  |  |  |  |
| --- | --- | --- | --- | --- | --- | --- | --- | --- |
| **Symbol** | **Parameter** | **Conditions** | **fHCLK (MHz)** | **Typ** | **Max(1)** | | | **Unit** |
| **TA = 25 °C** | **TA = 85 °C** | **TA = 105 °C** |
| IDD | Supply current in **Run mode** | External clock, PLL ON(2), all peripherals enabled(3)(4) | 100 | 29.5 | 31.5 | 32.3 | 33.3 | mA |
| 84 | 25.5 | 27.1 | 27.9 | 28.9 |
| 64 | 18.6 | 19.8 | 20.4 | 21.2 |
| 50 | 15.2 | 16.4 | 16.9 | 17.7 |
| 20 | 7.6 | 8.4 | 8.8 | 9.5 |
| HSI, PLL OFF[(2)](#_bookmark139), all  peripherals enabled[(3)](#_bookmark140) | 16 | 4.8 | 5.2 | 5.7 | 6.5 |
| 1 | 0.9 | 1.3 | 1.6 | 2.4 |
| External clock, PLL ON[(2)](#_bookmark139) all peripherals disabled[(3)](#_bookmark140) | 100 | 20.4 | 21.8 | 22.7 | 23.8 |
| 84 | 18.4 | 19.2(5) | 20.9 | 21.1 |
| 64 | 13.5 | 14.5 | 15.2 | 15.9 |
| 50 | 11.3 | 12.2 | 12.8 | 13.6 |
| 20 | 5.6 | 6.4 | 6.7 | 7.4 |
| HSI, PLL OFF[(2)](#_bookmark139), all  peripherals disabled[(3)](#_bookmark140) | 16 | 3.6 | 4.1 | 4.5 | 5.2 |
| 1 | 0.9 | 1.2 | 1.6 | 2.3 |

1. Guaranteed by characterization, not tested in production unless otherwise specified.
2. Refer to [*Table 41*](#_bookmark186) and RM0383 for the possible PLL VCO setting
3. Add an additional power consumption of 1.6 mA per ADC for the analog part. In applications, this consumption occurs only while the ADC is ON (ADON bit is set in the ADC\_CR2 register).
4. When the ADC is ON (ADON bit set in the ADC\_CR2), add an additional power consumption of 1.6mA per ADC for the analog part.
5. Tested in production

##### Table 25. Typical and maximum current consumption in run mode, code with data processing (ART accelerator enabled with prefetch) running from Flash memory - VDD = 3.6 V

|  |  |  |  |  |  |  |  |  |
| --- | --- | --- | --- | --- | --- | --- | --- | --- |
| **Symbol** | **Parameter** | **Conditions** | **fHCLK (MHz)** | **Typ** | **Max(1)** | | | **Unit** |
| **TA = 25 °C** | **TA = 85 °C** | **TA = 105 °C** |
| IDD | Supply current in **Run mode** | External clock, PLL ON(2), all peripherals enabled(3)(4) | 100 | 31.7 | 33.6 | 34.5 | 35.5 | mA |
| 84 | 26.9 | 28.6 | 29.4 | 30.3 |
| 64 | 19.6 | 20.9 | 21.5 | 22.3 |
| 50 | 15.6 | 16.7 | 17.2 | 18.0 |
| 20 | 7.6 | 8.4 | 8.8 | 9.5 |
| HSI, PLL OFF[(2)](#_bookmark143), all  peripherals enabled[(3)](#_bookmark144) | 16 | 5.1 | 5.6 | 6.1 | 6.8 |
| 1 | 1.0 | 1.3 | 1.7 | 2.3 |
| External clock, PLL ON[(2)](#_bookmark143) all peripherals disabled[(3)](#_bookmark144) | 100 | 22.5 | 24.2 | 24.9 | 26.0 |
| 84 | 19.5(5) | 21.1 | 21.8 | 22.8 |
| 64 | 14.5 | 15.7 | 16.3 | 17.1 |
| 50 | 11.7 | 12.7 | 13.2 | 14.0 |
| 20 | 5.6 | 6.4 | 6.8 | 7.4 |
| HSI, PLL OFF[(2)](#_bookmark143), all  peripherals disabled[(3)](#_bookmark144) | 16 | 4.0 | 4.5 | 4.9 | 5.6 |
| 1 | 0.9 | 1.2 | 1.6 | 2.2 |

1. Guaranteed by characterization, not tested in production unless otherwise specified.
2. Refer to [*Table 41*](#_bookmark186) and RM0383 for the possible PLL VCO setting
3. Add an additional power consumption of 1.6 mA per ADC for the analog part. In applications, this consumption occurs only while the ADC is ON (ADON bit is set in the ADC\_CR2 register).
4. When the ADC is ON (ADON bit set in the ADC\_CR2), add an additional power consumption of 1.6mA per ADC for the analog part.
5. Tested in production

##### Table 26. Typical and maximum current consumption in Sleep mode - VDD = 3.6 V

|  |  |  |  |  |  |  |  |  |
| --- | --- | --- | --- | --- | --- | --- | --- | --- |
| **Symbol** | **Parameter** | **Conditions** | **fHCLK (MHz)** | **Typ** | **Max(1)** | | | **Unit** |
| **TA = 25 °C** | **TA = 85 °C** | **TA = 105 °C** |
| IDD | Supply current in **Sleep mode** | External clock, PLL ON(2), all peripherals enabled(3)(4) | 100 | 12.2 | 13.2 | 13.4 | 14.1 | mA |
| 84 | 9.8 | 10.6 | 10.9 | 11.6 |
| 64 | 6.9 | 7.4 | 7.7 | 8.3 |
| 50 | 5.4 | 5.9 | 6.2 | 6.8 |
| 20 | 2.8 | 3.2 | 3.5 | 4.1 |
| HSI, PLL OFF[(2)](#_bookmark147), all  peripherals enabled[(3)](#_bookmark148) | 16 | 1.3 | 1.7 | 2.2 | 2.8 |
| 1 | 0.4 | 0.5 | 0.9 | 1.6 |
| External clock, PLL ON[(2)](#_bookmark147) all peripherals disabled[(3)](#_bookmark148) | 100 | 3.0 | 3.6 | 3.9 | 4.5 |
| 84 | 2.5 | 3.0 | 3.2 | 3.9 |
| 64 | 1.9 | 2.2 | 2.5 | 3.0 |
| 50 | 1.6 | 1.9 | 2.1 | 2.7 |
| 20 | 1.1 | 1.4 | 1.7 | 2.3 |
| HSI, PLL OFF[(2)](#_bookmark147), all  peripherals disabled[(3)](#_bookmark148) | 16 | 0.4 | 0.5 | 0.9 | 1.6 |
| 1 | 0.3 | 0.4 | 0.8 | 1.5 |

1. Guaranteed by characterization, not tested in production unless otherwise specified.
2. Refer to [*Table 41*](#_bookmark186) and RM0383 for the possible PLL VCO setting
3. Add an additional power consumption of 1.6 mA per ADC for the analog part. In applications, this consumption occurs only while the ADC is ON (ADON bit is set in the ADC\_CR2 register).
4. When the ADC is ON (ADON bit set in the ADC\_CR2), add an additional power consumption of 1.6mA per ADC for the analog part.

##### Table 27. Typical and maximum current consumptions in Stop mode - VDD = 1.7 V

|  |  |  |  |  |  |  |  |
| --- | --- | --- | --- | --- | --- | --- | --- |
| **Symbol** | **Conditions** | **Parameter** | **Typ**[**(1)**](#_bookmark150) | **Max(1)** | | | **Unit** |
| **TA = 25 °C** | **TA = 25 °C** | **TA = 85 °C** | **TA = 105 ° C** |
| IDD\_STOP | Flash in Stop mode, all oscillators OFF, no independent watchdog | Main regulator usage | 112 | 142[(2)](#_bookmark151) | 400 | 710(2) | µA |
| Low power regulator usage | 42.6 | 67[(2)](#_bookmark151) | 300 | 580 |
| Flash in Deep power down mode, all oscillators OFF, no independent watchdog | Main regulator usage | 75 | 99[(2)](#_bookmark151) | 310 | 580[(2)](#_bookmark151) |
| Low power regulator usage | 13.6 | 37[(2)](#_bookmark151) | 265 | 550 [(2)](#_bookmark151) |
| Low power low voltage regulator usage | 9 | 28[(2)](#_bookmark151) | 230 | 500[(2)](#_bookmark151) |

1. Guaranteed by characterization, not tested in production.
2. Tested in production

##### Table 28. Typical and maximum current consumption in Stop mode - VDD=3.6 V

|  |  |  |  |  |  |  |  |
| --- | --- | --- | --- | --- | --- | --- | --- |
| **Symbol** | **Conditions** | **Parameter** | **Typ** | **Max(1)** | | | **Unit** |
| **TA = 25 °C** | **TA = 25 °C** | **TA = 85 °C** | **TA = 105 ° C** |
| IDD\_STOP | Flash in Stop mode, all oscillators OFF, no independent watchdog | Main regulator usage | 113.7 | 145[(2)](#_bookmark153) | 410 | 720(2) | µA |
| Low power regulator usage | 43.1 | 68[(2)](#_bookmark153) | 310 | 600[(2)](#_bookmark153) |
| Flash in Deep power down mode, all oscillators OFF, no independent watchdog | Main regulator usage | 76.2 | 105[(2)](#_bookmark153) | 320 | 600[(2)](#_bookmark153) |
| Low power regulator usage | 14 | 38[(2)](#_bookmark153) | 275 | 560[(2)](#_bookmark153) |
| Low power low voltage regulator usage | 10 | 30[(2)](#_bookmark153) | 235 | 510[(2)](#_bookmark153) |

1. Guaranteed by characterization, not tested in production.
2. Tested in production.

##### Table 29. Typical and maximum current consumption in Standby mode - VDD= 1.7 V

|  |  |  |  |  |  |  |  |
| --- | --- | --- | --- | --- | --- | --- | --- |
| **Symbol** | **Parameter** | **Conditions** | **Typ(1)** | **Max(2)** | | | **Unit** |
| **TA = 25 °C** | **TA = 25 °C** | **TA = 85 °C** | **TA = 105 °C** |
| IDD\_STBY | Supply current in Standby mode | Low-speed oscillator (LSE) and RTC ON | 2.6 | 4 | 12 | 24 | µA |
| RTC and LSE OFF | 1.8 | 3(3) | 11 | 25[(3)](#_bookmark155) |

1. When the PDR is OFF (internal reset is OFF), the typical current consumption is reduced by 1.2 µA.
2. Guaranteed by characterization, not tested in production unless otherwise specified.
3. Tested in production.

##### Table 30. Typical and maximum current consumption in Standby mode - VDD= 3.6 V

|  |  |  |  |  |  |  |  |
| --- | --- | --- | --- | --- | --- | --- | --- |
| **Symbol** | **Parameter** | **Conditions** | **Typ(1)** | **Max(2)** | | | **Unit** |
| **TA = 25 °C** | **TA = 25 °C** | **TA = 85 °C** | **TA = 105 °C** |
| IDD\_STBY | Supply current in Standby mode | Low-speed oscillator (LSE) and RTC ON | 3 | 5 | 14 | 28 | µA |
| RTC and LSE OFF | 2.1 | 4(3) | 13.5 | 30(3) |

1. When the PDR is OFF (internal reset is OFF), the typical current consumption is reduced by 1.2 µA.
2. Guaranteed by characterization, not tested in production unless otherwise specified.
3. Tested in production.

##### Table 31. Typical and maximum current consumptions in VBAT mode

|  |  |  |  |  |  |  |  |  |
| --- | --- | --- | --- | --- | --- | --- | --- | --- |
| **Symbol** | **Parameter** | **Conditions(1)** | **Typ** | | | **Max(2)** | | **Unit** |
| **TA = 25 °C** | | | **TA = 85 °C** | **TA = 105 °C** |
| **VBAT =**  **1.7 V** | **VBAT=**  **2.4 V** | **VBAT =**  **3.3 V** | **VBAT = 3.6 V** | |
| IDD\_VBAT | Backup domain supply current | Low-speed oscillator (LSE in low-drive mode) and RTC ON | 0.7 | 0.8 | 1.0 | 1.4 | 2.8 | µA |
| Low-speed oscillator (LSE in high-drive mode) and RTC ON | 1.5 | 1.6 | 1.9 | 2.8 | 4.3 |
| RTC and LSE OFF | 0.1 | 0.1 | 0.1 | 2 | 4 |

1. Crystal used: Abracon ABS07-120-32.768 kHz-T with a CL of 6 pF for typical values.
2. Guaranteed by characterization, not tested in production.

**Figure 20. Typical VBAT current consumption (LSE in low-drive mode and RTC ON)**

3

2.5

2

1.5

1

0.5

1.656

1.76

1.86

26

2.46

2.76

36

3.36

3.66

0

0 #

25 #

55 #


4EMPERATURE

85 #

105 #

-33049061

)$$?6"!4 (!)



#### I/O system current consumption

The current consumption of the I/O system has two components: static and dynamic.

##### I/O static current consumption

All the I/Os used as inputs with pull-up generate current consumption when the pin is externally held low. The value of this current consumption can be simply computed by using the pull-up/pull-down resistors values given in [*Table 53: I/O static characteristics*](#_bookmark210).

For the output pins, any external pull-down or external load must also be considered to estimate the current consumption.

Additional I/O current consumption is due to I/Os configured as inputs if an intermediate voltage level is externally applied. This current consumption is caused by the input Schmitt trigger circuits used to discriminate the input value. Unless this specific configuration is required by the application, this supply current consumption can be avoided by configuring these I/Os in analog mode. This is notably the case of ADC input pins which should be configured as analog inputs.

**Caution:** Any floating input pin can also settle to an intermediate voltage level or switch inadvertently, as a result of external electromagnetic noise. To avoid current consumption related to floating pins, they must either be configured in analog mode, or forced internally to a definite digital value. This can be done either by using pull-up/down resistors or by configuring the pins in output mode.

##### I/O dynamic current consumption

In addition to the internal peripheral current consumption (see [*Table 33: Peripheral current*](#_bookmark162)[*consumption*](#_bookmark162)), the I/Os used by an application also contribute to the current consumption. When an I/O pin switches, it uses the current from the MCU supply voltage to supply the I/O pin circuitry and to charge/discharge the capacitive load (internal or external) connected to the pin:

ISW = VDD  fSW  C

where

ISW is the current sunk by a switching I/O to charge/discharge the capacitive load VDD is the MCU supply voltage

fSW is the I/O switching frequency

C is the total capacitance seen by the I/O pin: C = CINT+ CEXT

The test pin is configured in push-pull output mode and is toggled by software at a fixed frequency.

##### Table 32. Switching output I/O current consumption

|  |  |  |  |  |  |
| --- | --- | --- | --- | --- | --- |
| **Symbol** | **Parameter** | **Conditions(1)** | **I/O toggling frequency (fSW)** | **Typ** | **Unit** |
| IDDIO | I/O switching current | VDD = 3.3 V C = CINT | 2 MHz | 0.05 | mA |
| 8 MHz | 0.15 |
| 25 MHz | 0.45 |
| 50 MHz | 0.85 |
| 60 MHz | 1.00 |
| 84 MHz | 1.40 |
| 90 MHz | 1.67 |
| VDD = 3.3 V CEXT = 0 pF  C = CINT + CEXT + CS | 2 MHz | 0.10 |
| 8 MHz | 0.35 |
| 25 MHz | 1.05 |
| 50 MHz | 2.20 |
| 60 MHz | 2.40 |
| 84 MHz | 3.55 |
| 90 MHz | 4.23 |
| VDD = 3.3 V CEXT =10 pF  C = CINT + CEXT + CS | 2 MHz | 0.20 |
| 8 MHz | 0.65 |
| 25 MHz | 1.85 |
| 50 MHz | 2.45 |
| 60 MHz | 4.70 |
| 84 MHz | 8.80 |
| 90 MHz | 10.47 |
| VDD = 3.3 V CEXT = 22 pF  C = CINT + CEXT + CS | 2 MHz | 0.25 |
| 8 MHz | 1.00 |
| 25 MHz | 3.45 |
| 50 MHz | 7.15 |
| 60 MHz | 11.55 |
| VDD = 3.3 V CEXT = 33 pF  C = CINT + CEXT + CS | 2 MHz | 0.32 |
| 8 MHz | 1.27 |
| 25 MHz | 3.88 |
| 50 MHz | 12.34 |

* 1. CS is the PCB board capacitance including the pad pin. CS = 7 pF (estimated value).

#### On-chip peripheral current consumption

The MCU is placed under the following conditions:

* At startup, all I/O pins are in analog input configuration.
* All peripherals are disabled unless otherwise mentioned.
* The ART accelerator is ON.
* Voltage Scale 2 mode selected, internal digital voltage V12 = 1.26 V.
* HCLK is the system clock at 84 MHz. fPCLK1 = fHCLK/2, and fPCLK2 = fHCLK.

The given value is calculated by measuring the difference of current consumption

* + with all peripherals clocked off
  + with only one peripheral clocked on
* Ambient operating temperature is 25 °C and VDD=3.3 V.

##### Table 33. Peripheral current consumption

|  |  |  |  |
| --- | --- | --- | --- |
| **Peripheral** | | **IDD (Typ)** | **Unit** |
| **AHB1**  (up to 100 MHz) | GPIOA | 1.55 | µA/MHz |
| GPIOB | 1.55 |
| GPIOC | 1.55 |
| GPIOD | 1.55 |
| GPIOE | 1.55 |
| GPIOH | 1.55 |
| CRC | 0.36 |
| DMA1(1) | 14.96 |
| DMA1(2) | 1.54N+2.66 |
| DMA2[(1)](#_bookmark164) | 14.96 |
| DMA2[(2)](#_bookmark165) | 1.54N+2.66 |
| **APB1**  (up to 50 MHz) | TIM2 | 11.19 | µA/MHz |
| TIM3 | 8.57 |
| TIM4 | 8.33 |
| TIM5 | 11.19 |
| PWR | 0.71 |
| USART2 | 3.33 |
| I2C1/2/3 | 3.10 |
| SPI2(3) | 2.62 |
| SPI3(3) | 2.86 |
| I2S2 | 1.90 |
| I2S3 | 1.67 |
| WWDG | 0.71 |

**Table 33. Peripheral current consumption (continued)**

|  |  |  |  |
| --- | --- | --- | --- |
| **Peripheral** | | **IDD (Typ)** | **Unit** |
| **APB2**  (up to 100 MHz) | TIM1 | 5.71 | µA/MHz |
| TIM9 | 2.86 |
| TIM10 | 1.79 |
| TIM11 | 2.02 |
| OTG\_FS | 23.93 |
| ADC1(4) | 2.98 |
| SPI1 | 1.19 |
| USART1 | 3.10 |
| USART6 | 2.86 |
| SDIO | 5.95 |
| SPI4 | 1.31 |
| SYSCFG | 0.71 |

1. Valid if all the DMA streams are activated (please refer to the reference manual RM0383).
2. For N DMA streams activated (up to 8 activated streams, refer to the reference manual RM0383).
3. I2SMOD bit set in SPI\_I2SCFGR register, and then the I2SE bit set to enable I2S peripheral.
4. When the ADC is ON (ADON bit set in the ADC\_CR2 register), add an additional power consumption of 1.6 mA for the analog part.

### Wakeup time from low-power modes

The wakeup times given in [*Table 34*](#_bookmark169) are measured starting from the wakeup event trigger up to the first instruction executed by the CPU:

* For Stop or Sleep modes: the wakeup event is WFE.
* WKUP (PA0) pin is used to wakeup from Standby, Stop and Sleep modes.

##### Figure 21. Low-power mode wakeup

**:DNHXS IURP 6WRS PRGH, PDLQ UHJXODWRU**

2SWLRQ E\WHV DUH QRW UHORDGHG

&38 UHVWDUW

5HJXODWRU +6, UHVWDUW )ODVK VWRS H[LW UDPS-XS

**:DNHXS IURP 6WRS PRGH,**

**PDLQ UHJXODWRU,** 2SWLRQ E\WHV DUH QRW UHORDGHG

**IODVK LQ 'HHS SRZHU GRZQ PRGH**

&38 UHVWDUW

5HJXODWRU +6, UHVWDUW )ODVK 'HHS 3G UHFRYHU\ UDPS-XS

**:DNHXS IURP 6WRS,** 2SWLRQ E\WHV DUH QRW UHORDGHG

**UHJXODWRU LQ ORZ SRZHU PRGH**

&38 UHVWDUW

5HJXODWRU +6, UHVWDUW )ODVK VWRS H[LW UDPS-XS

**:DNHXS IURP 6WRS, UHJXODWRU LQ ORZ SRZHU PRGH,**

**IODVK LQ 'HHS SRZHU GRZQ PRGH**

5HJXODWRU UDPS-XS

2SWLRQ E\WHV DUH QRW UHORDGHG

&38 UHVWDUW

+6, UHVWDUW )ODVK 'HHS 3G UHFRYHU\

**:DNHXS IURP 6WDQGE\ PRGH 5HJXODWRU**

**2))**

5HJXODWRU UHVWDUW

&38 UHVWDUW

+6, UHVWDUW )ODVK 'HHS 3G UHFRYHU\ 2SWLRQ E\WHV ORDGLQJ

**:DNHXS IURP 6OHHS DQG**

**)ODVK LQ 'HHS SRZHU GRZQ**

**5HJXODWRU**

**21**

2SWLRQ E\WHV DUH QRW UHORDGHG

&38 UHVWDUW

)ODVK 'HHS 3G UHFRYHU\

063554291

|  |  |  |  |
| --- | --- | --- | --- |
|  |  |  |  |

|  |  |  |  |
| --- | --- | --- | --- |
|  |  |  |  |

|  |  |  |  |
| --- | --- | --- | --- |
|  |  |  |  |

|  |  |  |  |
| --- | --- | --- | --- |
|  |  |  |  |

|  |  |  |  |  |
| --- | --- | --- | --- | --- |
|  |  |  |  |  |

All timings are derived from tests performed under ambient temperature and VDD=3.3 V.

##### Table 34. Low-power mode wakeup timings(1)

|  |  |  |  |  |  |
| --- | --- | --- | --- | --- | --- |
| **Symbol** | **Parameter** | **Min(1)** | **Typ(1)** | **Max(1)** | **Unit** |
| tWUSL (2)  EEP | Wakeup from Sleep mode | - | 4 | 6 | CPU  clock cycle |
| tWUST (2)  OP | Wakeup from Stop mode, usage of main regulator | - | 13.5 | 14.5 | µs |
| Wakeup from Stop mode, usage of main regulator, Flash memory in Deep power down mode | - | 105 | 111 |
| Wakeup from Stop mode, regulator in low power mode | - | 21 | 33 |
| Wakeup from Stop mode, regulator in low power mode, Flash memory in Deep power down mode | - | 113 | 130 |

**Table 34. Low-power mode wakeup timings(1) (continued)**

|  |  |  |  |  |  |
| --- | --- | --- | --- | --- | --- |
| **Symbol** | **Parameter** | **Min(1)** | **Typ(1)** | **Max(1)** | **Unit** |
| (2)(3)  tWUSTDBY | Wakeup from Standby mode | - | 314 | 407 | µs |
| tWUFLASH | Wakeup of Flash from Flash\_Stop mode | - | - | 8 | µs |
| Wakeup of Flash from Flash Deep power down mode | - | - | 100 |

1. Guaranteed by characterization, not tested in production.
2. The wakeup times are measured from the wakeup event to the point in which the application code reads the first instruction.
3. tWUSTDBY maximum value is given at –40 °C.

### External clock source characteristics

#### High-speed external user clock generated from an external source

In bypass mode the HSE oscillator is switched off and the input pin is a standard I/O. The external clock signal has to respect the [*Table 53*](#_bookmark210). However, the recommended clock input waveform is shown in [*Figure 22*](#_bookmark174).

The characteristics given in [*Table 35*](#_bookmark172) result from tests performed using an high-speed external clock source, and under ambient temperature and supply voltage conditions summarized in [*Table 14*](#_bookmark109).

##### Table 35. High-speed external user clock characteristics

|  |  |  |  |  |  |  |
| --- | --- | --- | --- | --- | --- | --- |
| **Symbol** | **Parameter** | **Conditions** | **Min** | **Typ** | **Max** | **Unit** |
| fHSE\_ext | External user clock source frequency(1) |  | 1 | - | 50 | MHz |
| VHSEH | OSC\_IN input pin high level voltage | 0.7VDD | - | VDD | V |
| VHSEL | OSC\_IN input pin low level voltage | VSS | - | 0.3VDD |
| tw(HSE) tw(HSE) | OSC\_IN high or low time(1) | 5 | - | - | ns |
| tr(HSE) tf(HSE) | OSC\_IN rise or fall time(1) | - | - | 10 |
| Cin(HSE) | OSC\_IN input capacitance(1) |  | - | 5 | - | pF |
| DuCy(HSE) | Duty cycle |  | 45 | - | 55 | % |
| IL | OSC\_IN Input leakage current | VSS  VIN  VDD | - | - | ±1 | µA |

* + - 1. Guaranteed by design, not tested in production.

#### Low-speed external user clock generated from an external source

In bypass mode the LSE oscillator is switched off and the input pin is a standard I/O. The external clock signal has to respect the [*Table 53*](#_bookmark210). However, the recommended clock input waveform is shown in [*Figure 23*](#_bookmark175).

The characteristics given in [*Table 36*](#_bookmark173) result from tests performed using an low-speed external clock source, and under ambient temperature and supply voltage conditions summarized in [*Table 14*](#_bookmark109).

##### Table 36. Low-speed external user clock characteristics



|  |  |  |  |  |  |  |
| --- | --- | --- | --- | --- | --- | --- |
| **Symbol** | **Parameter** | **Conditions** | **Min** | **Typ** | **Max** | **Unit** |
| fLSE\_ext | User External clock source frequency(1) |  | - | 32.768 | 1000 | kHz |
| VLSEH | OSC32\_IN input pin high level voltage | 0.7VDD | - | VDD | V |
| VLSEL | OSC32\_IN input pin low level voltage | VSS | - | 0.3VDD |
| tw(LSE) tf(LSE) | OSC32\_IN high or low time(1) | 450 | - | - | ns |
| tr(LSE) tf(LSE) | OSC32\_IN rise or fall time(1) | - | - | 50 |
| Cin(LSE) | OSC32\_IN input capacitance(1) |  | - | 5 | - | pF |
| DuCy(LSE) | Duty cycle |  | 30 | - | 70 | % |
| IL | OSC32\_IN Input leakage current | VSS  VIN  VDD | - | - | ±1 | µA |

1. Guaranteed by design, not tested in production.

##### Figure 22. High-speed external clock source AC timing diagram

6(3%(

90 %

10 %

6(3%,

TR((3%)

TF((3%)

T7((3%)

T7((3%) T

4(3%

%XTERNAL CLOCK SOURCE

F(3%?EXT

/3#?).

),

34-32&

AI17528

**Figure 23. Low-speed external clock source AC timing diagram**

6,3%(

90%

10 %

6,3%,

TR(,3%)

TF(,3%)

T7(,3%)

T7(,3%)

T

4,3%

%XTERNAL CLOCK SOURCE

F,3%?EXT

/3#32?).

),

34-32&

AI17529

#### High-speed external clock generated from a crystal/ceramic resonator

The high-speed external (HSE) clock can be supplied with a 4 to 26 MHz crystal/ceramic resonator oscillator. All the information given in this paragraph are based on characterization results obtained with typical external components specified in [*Table 37*](#_bookmark176). In the application, the resonator and the load capacitors have to be placed as close as possible to the oscillator pins in order to minimize output distortion and startup stabilization time. Refer to the crystal resonator manufacturer for more details on the resonator characteristics (frequency, package, accuracy).



##### Table 37. HSE 4-26 MHz oscillator characteristics(1)

|  |  |  |  |  |  |  |
| --- | --- | --- | --- | --- | --- | --- |
| **Symbol** | **Parameter** | **Conditions** | **Min** | **Typ** | **Max** | **Unit** |
| fOSC\_IN | Oscillator frequency |  | 4 | - | 26 | MHz |
| RF | Feedback resistor |  | - | 200 | - | kΩ |
| IDD | HSE current consumption | VDD=3.3 V, ESR= 30 Ω,  CL=5 pF @25 MHz | - | 450 | - | µA |
| VDD=3.3 V, ESR= 30 Ω,  CL=10 pF @25 MHz | - | 530 | - |
| Gm\_crit\_max | Maximum critical crystal gm | Startup | - | - | 1 | mA/V |
| tSU(HSE)(2) | Startup time | VDD is stabilized | - | 2 | - | ms |

* 1. Guaranteed by design, not tested in production.
  2. tSU(HSE) is the startup time measured from the moment it is enabled (by software) to a stabilized 8 MHz oscillation is reached. This value is measured for a standard crystal resonator and it can vary significantly with the crystal manufacturer

For CL1 and CL2, it is recommended to use high-quality external ceramic capacitors in the 5 pF to 25 pF range (Typ.), designed for high-frequency applications, and selected to match the requirements of the crystal or resonator (see [*Figure 24*](#_bookmark177)). CL1 and CL2 are usually the same size. The crystal manufacturer typically specifies a load capacitance which is the

series combination of CL1 and CL2. PCB and MCU pin capacitance must be included (10 pF can be used as a rough estimate of the combined pin and board capacitance) when sizing CL1 and CL2.

*Note: For information on selecting the crystal, refer to the application note AN2867 “Oscillator design guide for ST microcontrollers” available from the ST website* [*www.st.com.*](http://www.st.com/)

##### Figure 24. Typical application with an 8 MHz crystal

5HVRQDWRU ZLWK LQWHJUDWHG FDSDFLWRUV

&/1

26&B,1

I+6(

8 0+] UHVRQDWRU

5

)

%LDV FRQWUROOHG JDLQ

&/2

5(;7(1)

26&B287

67032)

DL17530



1. REXT value depends on the crystal characteristics.

#### Low-speed external clock generated from a crystal/ceramic resonator

The low-speed external (LSE) clock can be supplied with a 32.768 kHz crystal/ceramic resonator oscillator. All the information given in this paragraph are based on characterization results obtained with typical external components specified in [*Table 38*](#_bookmark178). In the application, the resonator and the load capacitors have to be placed as close as possible to the oscillator pins in order to minimize output distortion and startup stabilization time. Refer to the crystal resonator manufacturer for more details on the resonator characteristics (frequency, package, accuracy).

The LSE high-power mode allows to cover a wider range of possible crystals but with a cost of higher power consumption.

##### Table 38. LSE oscillator characteristics (fLSE = 32.768 kHz) (1)

|  |  |  |  |  |  |  |
| --- | --- | --- | --- | --- | --- | --- |
| **Symbol** | **Parameter** | **Conditions** | **Min** | **Typ** | **Max** | **Unit** |
| RF | Feedback resistor | - | - | 18.4 | - | MΩ |
| IDD | LSE current consumption | Low-power mode (default) | - | - | 1 | µA |
| High-drive mode | - | - | 3 |
| Gm\_crit\_max | Maximum critical crystal gm | Startup, low-power mode | - | - | 0.56 | µA/V |
| Startup, high-drive mode | - | - | 1.50 |
| tSU(LSE)(2) | startup time | VDD is stabilized | - | 2 | - | s |

1. Guaranteed by design, not tested in production.
2. tSU(LSE) is the startup time measured from the moment it is enabled (by software) to a stabilized 32.768 kHz oscillation is reached. This value is guaranteed by characterization and not tested in production. It is measured for a standard crystal resonator and it can vary significantly with the crystal manufacturer.

*Note: For information on selecting the crystal, refer to the application note AN2867 “Oscillator design guide for ST microcontrollers” available from the ST website* [*www.st.com.*](http://www.st.com/)

*For information about the LSE high-power mode, refer to the reference manual RM0383.*

**Figure 25. Typical application with a 32.768 kHz crystal**

5HVRQDWRU ZLWK LQWHJUDWHG FDSDFLWRUV

&/1

26&32B,1

I/6(

32.768 N+] UHVRQDWRU

%LDV

5) FRQWUROOHG

JDLQ

&/2

26&32B287

67032)

DL17531



### Internal clock source characteristics

The parameters given in [*Table 39*](#_bookmark181) and [*Table 40*](#_bookmark183) are derived from tests performed under ambient temperature and VDD supply voltage conditions summarized in [*Table 14*](#_bookmark109).

#### High-speed internal (HSI) RC oscillator

##### L Table 39. HSI oscillator characteristics (1)

|  |  |  |  |  |  |  |  |
| --- | --- | --- | --- | --- | --- | --- | --- |
| **Symbol** | **Parameter** | **Conditions** | | **Min** | **Typ** | **Max** | **Unit** |
| fHSI | Frequency |  | | - | 16 | - | MHz |
| ACCHSI | Accuracy of the HSI oscillator | User-trimmed with the RCC\_CR register(2) | | - | - | 1 | % |
| Factory- calibrated | TA = –40 to 105 °C(3) | –8 | - | 4.5 | % |
| TA = –10 to 85 °C(3) | –4 | - | 4 | % |
| TA = 25 °C | –1 | - | 1 | % |
| tsu(HSI)(2) | HSI oscillator startup time |  | | - | 2.2 | 4 | µs |
| IDD(HSI)(2) | HSI oscillator power consumption |  | | - | 60 | 80 | µA |

* + - 1. VDD = 3.3 V, TA = –40 to 105 °C unless otherwise specified.
      2. Guaranteed by design, not tested in production
      3. Guaranteed by characterization, not tested in production

##### Figure 26. ACCHSI versus temperature

0.06

0.04

0.02

0

-0.02

-40

0

25

5

8

105

125 4! ( #)

-0.04

-0.06

-0.08


-IN

-AX

4YPICAL

-33049261

!##(3)



1. Guaranteed by characterization, not tested in production.

#### Low-speed internal (LSI) RC oscillator

##### Table 40. LSI oscillator characteristics (1)

|  |  |  |  |  |  |
| --- | --- | --- | --- | --- | --- |
| **Symbol** | **Parameter** | **Min** | **Typ** | **Max** | **Unit** |
| fLSI(2) | Frequency | 17 | 32 | 47 | kHz |
| tsu(LSI)(3) | LSI oscillator startup time | - | 15 | 40 | µs |
| (3)  IDD(LSI) | LSI oscillator power consumption | - | 0.4 | 0.6 | µA |

1. VDD = 3 V, TA = –40 to 105 °C unless otherwise specified.
2. Guaranteed by characterization, not tested in production.
3. Guaranteed by design, not tested in production.

**Figure 27. ACCLSI versus temperature**

50

40

MAX AVG

MIN

30

20

10

0

-10

-20

-30

-40

-45 -35 -25 -15 -5 5 15 25 35 45 55 65 75 85 95 105 4EMPERAT URE ( #)

-31901361

.ORMALIZED DEVIATI ON (%)

### PLL characteristics

The parameters given in [*Table 41*](#_bookmark186) and [*Table 42*](#_bookmark188) are derived from tests performed under temperature and VDD supply voltage conditions summarized in [*Table 14*](#_bookmark109).

##### Table 41. Main PLL characteristics

|  |  |  |  |  |  |  |  |
| --- | --- | --- | --- | --- | --- | --- | --- |
| **Symbol** | **Parameter** | **Conditions** | | **Min** | **Typ** | **Max** | **Unit** |
| fPLL\_IN | PLL input clock(1) |  | | 0.95(2) | 1 | 2.10 | MHz |
| fPLL\_OUT | PLL multiplier output clock |  | | 24 | - | 100 | MHz |
| fPLL48\_OUT | 48 MHz PLL multiplier output clock |  | | - | 48 | 75 | MHz |
| fVCO\_OUT | PLL VCO output |  | | 100 | - | 432 | MHz |
| tLOCK | PLL lock time | VCO freq = 100 MHz | | 75 | - | 200 | µs |
| VCO freq = 432 MHz | | 100 | - | 300 |
| Jitter(3) | Cycle-to-cycle jitter | System clock 100 MHz | RMS | - | 25 | - | ps |
| peak to peak | - | 150 | - |
| Period Jitter | RMS | - | 15 | - |
| peak to peak | - | 200 | - |

**Table 41. Main PLL characteristics (continued)**

|  |  |  |  |  |  |  |
| --- | --- | --- | --- | --- | --- | --- |
| **Symbol** | **Parameter** | **Conditions** | **Min** | **Typ** | **Max** | **Unit** |
| IDD(PLL (4)  ) | PLL power consumption on VDD | VCO freq = 100 MHz VCO freq = 432 MHz | 0.15  0.45 | - | 0.40  0.75 | mA |
| IDDA(PLL [(4)](#_bookmark187)  ) | PLL power consumption on VDDA | VCO freq = 100 MHz VCO freq = 432 MHz | 0.30  0.55 | - | 0.40  0.85 |

1. Take care of using the appropriate division factor M to obtain the specified PLL input clock values. The M factor is shared between PLL and PLLI2S.
2. Guaranteed by design, not tested in production.
3. The use of two PLLs in parallel could degraded the Jitter up to +30%.
4. Guaranteed by characterization, not tested in production.

##### Table 42. PLLI2S (audio PLL) characteristics

|  |  |  |  |  |  |  |  |
| --- | --- | --- | --- | --- | --- | --- | --- |
| **Symbol** | **Parameter** | **Conditions** | | **Min** | **Typ** | **Max** | **Unit** |
| fPLLI2S\_IN | PLLI2S input clock(1) | - | | 0.95(2) | 1 | 2.10 | MHz |
| fPLLI2S\_OUT | PLLI2S multiplier output clock | - | | - | - | 216 |
| fVCO\_OUT | PLLI2S VCO output | - | | 100 | - | 432 |
| tLOCK | PLLI2S lock time | VCO freq = 100 MHz | | 75 | - | 200 | µs |
| VCO freq = 432 MHz | | 100 | - | 300 |
| Jitter(3) | Master I2S clock jitter | Cycle to cycle at  12.288 MHz on 48 kHz period, N=432, R=5 | RMS | - | 90 | - |  |
| peak to peak | - | 280 | - | ps |
| Average frequency of  12.288 MHz  N = 432, R = 5  on 1000 samples | | - | 90 | - |
| WS I2S clock jitter | Cycle to cycle at 48 KHz on 1000 samples | | - | 400 | - |
| IDD(PLLI2 (4)  S) | PLLI2S power consumption on VDD | VCO freq = 100 MHz VCO freq = 432 MHz | | 0.15  0.45 | - | 0.40  0.75 | mA |
| IDDA(PLLI2S [(4)](#_bookmark189)  ) | PLLI2S power consumption on VDDA | VCO freq = 100 MHz VCO freq = 432 MHz | | 0.30  0.55 | - | 0.40  0.85 |

1. Take care of using the appropriate division factor M to have the specified PLL input clock values.
2. Guaranteed by design, not tested in production.
3. Value given with main PLL running.
4. Guaranteed by characterization, not tested in production.

### PLL spread spectrum clock generation (SSCG) characteristics

The spread spectrum clock generation (SSCG) feature allows to reduce electromagnetic interferences (see [*Table 49: EMI characteristics for LQFP100*](#_bookmark202)). It is available only on the main PLL.

##### Table 43. SSCG parameter constraints

|  |  |  |  |  |  |
| --- | --- | --- | --- | --- | --- |
| **Symbol** | **Parameter** | **Min** | **Typ** | **Max(1)** | **Unit** |
| fMod | Modulation frequency | - | - | 10 | kHz |
| md | Peak modulation depth | 0.25 | - | 2 | % |
| MODEPER \* INCSTEP | (Modulation period) \* (Increment Step) | - | - | 215-1 | - |

1. Guaranteed by design, not tested in production.

##### Equation 1

The frequency modulation period (MODEPER) is given by the equation below:

MODEPER = roundfPLL\_IN  4  fMod

fPLL\_IN and fMod must be expressed in Hz. As an example:

If fPLL\_IN = 1 MHz, and fMOD = 1 kHz, the modulation depth (MODEPER) is given by equation 1:

MODEPER = round106  4  103  = 250

##### Equation 2

Equation 2 allows to calculate the increment step (INCSTEP):

INCSTEP = round215 – 1  md  PLLN  100  5  MODEPER

fVCO\_OUT must be expressed in MHz.

With a modulation depth (md) = ±2 % (4 % peak to peak), and PLLN = 240 (in MHz):

INCSTEP = round215 – 1  2  240  100  5  250 = 126md(quantitazed)%

An amplitude quantization error may be generated because the linear modulation profile is obtained by taking the quantized values (rounded to the nearest integer) of MODPER and INCSTEP. As a result, the achieved modulation depth is quantized. The percentage quantized modulation depth is given by the following formula:

md % = MODEPER  INCSTEP  100  5  215 – 1  PLLN

quantized

As a result:

mdquantized

% = 250  126  100  5  215 – 1  240 = 2,002%(peak)

[*Figure 28*](#_bookmark192) and [*Figure 29*](#_bookmark193) show the main PLL output clock waveforms in center spread and down spread modes, where:

F0 is fPLL\_OUT nominal.

Tmode is the modulation period. md is the modulation depth.

##### Figure 28. PLL output clock waveforms in center spread mode

&REQUENCY (0,,?/54)

MD

&0

MD

TMODE

2XTMODE

4IME

AI17291

**Figure 29. PLL output clock waveforms in down spread mode**

&REQUENCY (0,,?/54)

&0

2XMD

TMODE

2XTMODE

4IME

AI17292

### Memory characteristics

#### Flash memory

The characteristics are given at TA = –40 to 105 °C unless otherwise specified. The devices are shipped to customers with the Flash memory erased.

##### Table 44. Flash memory characteristics

|  |  |  |  |  |  |  |
| --- | --- | --- | --- | --- | --- | --- |
| **Symbol** | **Parameter** | **Conditions** | **Min** | **Typ** | **Max** | **Unit** |
| IDD | Supply current | Write / Erase 8-bit mode, VDD = 1.7 V | - | 5 | - | mA |
| Write / Erase 16-bit mode, VDD = 2.1 V | - | 8 | - |
| Write / Erase 32-bit mode, VDD = 3.3 V | - | 12 | - |

**Table 45. Flash memory programming**

|  |  |  |  |  |  |  |
| --- | --- | --- | --- | --- | --- | --- |
| **Symbol** | **Parameter** | **Conditions** | **Min**[**(1)**](#_bookmark197) | **Typ** | **Max(1)** | **Unit** |
| tprog | Word programming time | Program/erase parallelism (PSIZE) = x 8/16/32 | - | 16 | 100(2) | µs |
| tERASE16KB | Sector (16 KB) erase time | Program/erase parallelism (PSIZE) = x 8 | - | 400 | 800 | ms |
| Program/erase parallelism (PSIZE) = x 16 | - | 300 | 600 |
| Program/erase parallelism (PSIZE) = x 32 | - | 250 | 500 |
| tERASE64KB | Sector (64 KB) erase time | Program/erase parallelism (PSIZE) = x 8 | - | 1200 | 2400 | ms |
| Program/erase parallelism (PSIZE) = x 16 | - | 700 | 1400 |
| Program/erase parallelism (PSIZE) = x 32 | - | 550 | 1100 |
| tERASE128KB | Sector (128 KB) erase time | Program/erase parallelism (PSIZE) = x 8 | - | 2 | 4 | s |
| Program/erase parallelism (PSIZE) = x 16 | - | 1.3 | 2.6 |
| Program/erase parallelism (PSIZE) = x 32 | - | 1 | 2 |
| tME | Mass erase time | Program/erase parallelism (PSIZE) = x 8 | - | 8 | 16 | s |
| Program/erase parallelism (PSIZE) = x 16 | - | 5.5 | 11 |
| Program/erase parallelism (PSIZE) = x 32 | - | 4 | 8 |
| Vprog | Programming voltage | 32-bit program operation | 2.7 | - | 3.6 | V |
| 16-bit program operation | 2.1 | - | 3.6 | V |
| 8-bit program operation | 1.7 | - | 3.6 | V |

* + - 1. Guaranteed by characterization, not tested in production.
      2. The maximum programming time is measured after 100K erase operations.

##### Table 46. Flash memory programming with VPP voltage

|  |  |  |  |  |  |  |
| --- | --- | --- | --- | --- | --- | --- |
| **Symbol** | **Parameter** | **Conditions** | **Min**[**(1)**](#_bookmark197) | **Typ** | **Max(1)** | **Unit** |
| tprog | Double word programming | TA  0 to +40 °C VDD = 3.3 V VPP = 8.5 V | - | 16 | 100(2) | µs |
| tERASE16KB | Sector (16 KB) erase time | - | 230 | - | ms |
| tERASE64KB | Sector (64 KB) erase time | - | 490 | - |
| tERASE128KB | Sector (128 KB) erase time | - | 875 | - |
| tME | Mass erase time | - | 3.50 | - | s |
| Vprog | Programming voltage |  | 2.7 | - | 3.6 | V |

**Table 46. Flash memory programming with VPP voltage (continued)**

|  |  |  |  |  |  |  |
| --- | --- | --- | --- | --- | --- | --- |
| **Symbol** | **Parameter** | **Conditions** | **Min(1)** | **Typ** | **Max(1)** | **Unit** |
| VPP | VPP voltage range |  | 7 | - | 9 | V |
| IPP | Minimum current sunk on the VPP pin |  | 10 | - | - | mA |
| t (3)  VPP | Cumulative time during which VPP is applied |  | - | - | 1 | hour |

1. Guaranteed by design, not tested in production.
2. The maximum programming time is measured after 100K erase operations.
3. VPP should only be connected during programming/erasing.

##### Table 47. Flash memory endurance and data retention

|  |  |  |  |  |
| --- | --- | --- | --- | --- |
| **Symbol** | **Parameter** | **Conditions** | **Value** | **Unit** |
| **Min(1)** |
| NEND | Endurance | TA = –40 to +85 °C (6 suffix versions)  TA = –40 to +105 °C (7 suffix versions) | 10 | kcycles |
| tRET | Data retention | 1 kcycle(2) at TA = 85 °C | 30 | Years |
| 1 kcycle(2) at TA = 105 °C | 10 |
| 10 kcycle(2) at TA = 55 °C | 20 |

1. Guaranteed by characterization, not tested in production.
2. Cycling performed over the whole temperature range.

### EMC characteristics

Susceptibility tests are performed on a sample basis during device characterization.

#### Functional EMS (electromagnetic susceptibility)

While a simple application is executed on the device (toggling 2 LEDs through I/O ports). the device is stressed by two electromagnetic events until a failure occurs. The failure is indicated by the LEDs:

* **Electrostatic discharge (ESD)** (positive and negative) is applied to all device pins until a functional disturbance occurs. This test is compliant with the IEC 61000-4-2 standard.
* **FTB**: A burst of fast transient voltage (positive and negative) is applied to VDD and VSS through a 100 pF capacitor, until a functional disturbance occurs. This test is compliant with the IEC 61000-4-4 standard.

A device reset allows normal operations to be resumed.

The test results are given in [*Table 49*](#_bookmark202). They are based on the EMS levels and classes defined in application note AN1709.

##### Table 48. EMS characteristics for LQFP100 package

|  |  |  |  |
| --- | --- | --- | --- |
| **Symbol** | **Parameter** | **Conditions** | **Level/ Class** |
| VFESD | Voltage limits to be applied on any I/O pin to induce a functional disturbance | VDD  3.3 V, LQFP100, WLCSP49, TA = +25 °C, fHCLK = 100 MHz,  conforms to IEC 61000-4-2 | 2B |
| VEFTB | Fast transient voltage burst limits to be applied through 100 pF on VDD and VSS pins to induce a functional disturbance | VDD  3.3 V, LQFP100, WLCSP49, TA = +25 °C, fHCLK = 100 MHz,  conforms to IEC 61000-4-4 | 4A |

When the application is exposed to a noisy environment, it is recommended to avoid pin exposition to disturbances. The pins showing a middle range robustness are: PA0, PA1, PA2, on LQFP100 packages and PDR\_ON on WLCSP49.

As a consequence, it is recommended to add a serial resistor (1 kΩ maximum) located as close as possible to the MCU to the pins exposed to noise (connected to tracks longer than 50 mm on PCB).

#### Designing hardened software to avoid noise problems

EMC characterization and optimization are performed at component level with a typical application environment and simplified MCU software. It should be noted that good EMC performance is highly dependent on the user application and the software in particular.

Therefore it is recommended that the user applies EMC software optimization and prequalification tests in relation with the EMC level requested for his application.

##### Software recommendations

The software flowchart must include the management of runaway conditions such as:

* Corrupted program counter
* Unexpected reset
* Critical Data corruption (control registers...)

##### Prequalification trials

Most of the common failures (unexpected reset and program counter corruption) can be reproduced by manually forcing a low state on the NRST pin or the Oscillator pins for 1 second.

To complete these trials, ESD stress can be applied directly on the device, over the range of specification values. When unexpected behavior is detected, the software can be hardened to prevent unrecoverable errors occurring (see application note AN1015).

#### Electromagnetic Interference (EMI)

The electromagnetic field emitted by the device are monitored while a simple application, executing EEMBC code, is running. This emission test is compliant with SAE IEC61967-2 standard which specifies the test board and the pin loading.

**Table 49. EMI characteristics for LQFP100**

|  |  |  |  |  |  |
| --- | --- | --- | --- | --- | --- |
| **Symbol** | **Parameter** | **Conditions** | **Monitored frequency band** | **Max vs. [fHSE/fCPU]** | **Unit** |
| **8/84 MHz** |
| SEMI | Peak level | VDD = 3.6 V, TA = 25 °C, conforming to IEC61967-2 | 0.1 to 30 MHz | 19 | dBµV |
| 30 to 130 MHz | 17 |
| 130 MHz to 1 GHz | 12 |
| SAE EMI Level | 3.5 | - |

### Absolute maximum ratings (electrical sensitivity)

Based on three different tests (ESD, LU) using specific measurement methods, the device is stressed in order to determine its performance in terms of electrical sensitivity.

#### Electrostatic discharge (ESD)

Electrostatic discharges (a positive then a negative pulse separated by 1 second) are applied to the pins of each sample according to each pin combination. The sample size depends on the number of supply pins in the device (3 parts × (n+1) supply pins). This test conforms to the JESD22-A114/C101 standard.

##### Table 50. ESD absolute maximum ratings

|  |  |  |  |  |  |  |
| --- | --- | --- | --- | --- | --- | --- |
| **Symbol** | **Ratings** | **Conditions** |  | **Class** | **Maximum value(1)** | **Unit** |
| VESD(HBM) | Electrostatic discharge voltage (human body model) | TA  +25 °C conforming to JESD22-A114 | | 2 | 2000 | V |
| VESD(CDM) | Electrostatic discharge voltage (charge device model) | TA  +25 °C conforming to ANSI/ESD STM5.3.1 | UFBGA100, UFQFN48 | 4 | 500 |
| WLCSP49 | 3 | 400 |
| LQPF64, LQFP100 | 3 | 250 |

1. Guaranteed by characterization, not tested in production.

#### Static latchup

Two complementary static tests are required on six parts to assess the latchup performance:

* + A supply overvoltage is applied to each power supply pin
  + A current injection is applied to each input, output and configurable I/O pin

These tests are compliant with EIA/JESD 78A IC latchup standard.

**Table 51. Electrical sensitivities**

|  |  |  |  |
| --- | --- | --- | --- |
| **Symbol** | **Parameter** | **Conditions** | **Class** |
| LU | Static latch-up class | TA  +105 °C conforming to JESD78A | II level A |

### I/O current injection characteristics

As a general rule, current injection to the I/O pins, due to external voltage below VSS or above VDD (for standard, 3 V-capable I/O pins) should be avoided during normal product operation. However, in order to give an indication of the robustness of the microcontroller in cases when abnormal injection accidentally happens, susceptibility tests are performed on a sample basis during device characterization.

#### Functional susceptibility to I/O current injection

While a simple application is executed on the device, the device is stressed by injecting current into the I/O pins programmed in floating input mode. While current is injected into the I/O pin, one at a time, the device is checked for functional failures.

The failure is indicated by an out of range parameter: ADC error above a certain limit (>5 LSB TUE), out of conventional limits of induced leakage current on adjacent pins

(out of –5 µA/+0 µA range), or other functional failure (for example reset, oscillator frequency deviation).

Negative induced leakage current is caused by negative injection and positive induced leakage current by positive injection.

The test results are given in [*Table 52*](#_bookmark208).

#### Table 52. I/O current injection susceptibility(1)

|  |  |  |  |  |
| --- | --- | --- | --- | --- |
| **Symbol** | **Description** | **Functional susceptibility** | | **Unit** |
| **Negative injection** | **Positive injection** |
| IINJ | Injected current on BOOT0 pin | –0 | NA | mA |
| Injected current on NRST pin | –0 | NA |
| Injected current on PB3, PB4, PB5, PB6, PB7, PB8, PB9, PC13, PC14, PC15, PH1, PDR\_ON, PC0, PC1,PC2, PC3, PD1, PD5, PD6, PD7, PE0, PE2, PE3, PE4, PE5, PE6 | –0 | NA |
| Injected current on any other FT pin | –5 | NA |
| Injected current on any other pins | –5 | +5 |

* + - 1. NA = not applicable.

*Note: It is recommended to add a Schottky diode (pin to ground) to analog pins which may potentially inject negative currents.*

### I/O port characteristics

#### General input/output characteristics

Unless otherwise specified, the parameters given in [*Table 53*](#_bookmark210) are derived from tests performed under the conditions summarized in [*Table 14*](#_bookmark109). All I/Os are CMOS and TTL compliant.

##### Table 53. I/O static characteristics

|  |  |  |  |  |  |  |  |
| --- | --- | --- | --- | --- | --- | --- | --- |
| **Symbol** | **Parameter** | | **Conditions** | **Min** | **Typ** | **Max** | **Unit** |
| VIL | FT, TC and NRST I/O input low level voltage | | 1.7 V VDD 3.6 V | - | - | 0.3VDD(1) | V |
| BOOT0 I/O input low level voltage | | 1.75 V VDD  3.6 V,  -40 °C TA  105 °C | - | - | 0.1VDD+0.1(2) |
| 1.7 V VDD  3.6 V, 0 °C TA  105 °C | - | - |
| VIH | FT, TC and NRST I/O input high level voltage[(5)](#_bookmark214) | | 1.7 V VDD 3.6 V | 0.7VDD[(1)](#_bookmark212) | - | - | V |
| BOOT0 I/O input high level voltage | | 1.75 V VDD  3.6 V,  -40 °C TA  105 °C | 0.17VDD+0.7[(2)](#_bookmark213) | - | - |
| 1.7 V VDD  3.6 V, 0 °C TA  105 °C |
| VHYS | FT, TC and NRST I/O input hysteresis | | 1.7 V VDD 3.6 V | 10% V [(2)(3)](#_bookmark213) DD | - | - | V |
| BOOT0 I/O input hysteresis | | 1.75 V VDD  3.6 V,  -40 °C TA  105 °C | 0.1 | - | - |
| 1.7 V VDD  3.6 V, 0 °C TA  105 °C |
| Ilkg | I/O input leakage current (4) | | VSS  VIN  VDD | - | - | 1 | µA |
| I/O FT/TC input leakage current  (5) | | VIN  5 V | - | - | 3 |
| RPU | Weak pull-up equivalent resistor(6) | All pins except for PA10 (OTG\_FS\_ID) | VIN  VSS | 30 | 40 | 50 | kΩ |
| PA10 (OTG\_FS\_ID) | - | 7 | 10 | 14 |
| RPD | Weak pull-down equivalent resistor(7) | All pins except for PA10 (OTG\_FS\_ID) | VIN  VDD | 30 | 40 | 50 |
| PA10 (OTG\_FS\_ID) | - | 7 | 10 | 14 |
| CIO(8) | I/O pin capacitance | | - | - | 5 | - | pF |

1. Guaranteed by test in production.
2. Guaranteed by design, not tested in production.
3. With a minimum of 200 mV.
4. Leakage could be higher than the maximum value, if negative current is injected on adjacent pins, Refer to [*Table 52: I/O*](#_bookmark208)[*current injection susceptibility*](#_bookmark208)
5. To sustain a voltage higher than VDD +0.3 V, the internal pull-up/pull-down resistors must be disabled. Leakage could be higher than the maximum value, if negative current is injected on adjacent pins.Refer to [*Table 52: I/O current injection*](#_bookmark208)[*susceptibility*](#_bookmark208)
6. Pull-up resistors are designed with a true resistance in series with a switchable PMOS. This PMOS contribution to the series resistance is minimum (~10% order).
7. Pull-down resistors are designed with a true resistance in series with a switchable NMOS. This NMOS contribution to the series resistance is minimum (~10% order).
8. Hysteresis voltage between Schmitt trigger switching levels. Guaranteed by characterization, not tested in production.

All I/Os are CMOS and TTL compliant (no software configuration required). Their characteristics cover more than the strict CMOS-technology or TTL parameters. The coverage of these requirements for FT and TC I/Os is shown in [*Figure 30*](#_bookmark215).

**Figure 30.** **FT/TC I/O input characteristics**

9,//9,+ (9)

2.52

2.0

1.92

77/ UHTXLUHPHQW

9,+PLQ 29

1.7

1.22

1.19

1.065

$UHD QRW GHWHUPLQHG

0.8

0.55

0.51

77/ UHTXLUHPHQW 9,/PD[

0.89

**7HVWHG LQ SURGXFWLRQ - &026 UHTXLUHPHQW 9,/PD[ 0.39''**

9'' (9)

1.7 2.0

2.4 2.7

3.3 3.6

063374691

#### Output driving current

The GPIOs (general purpose input/outputs) can sink or source up to 8 mA, and sink or source up to 20 mA (with a relaxed VOL/VOH) except PC13, PC14 and PC15 which can sink or source up to 3mA. When using the PC13 to PC15 GPIOs in output mode, the speed should not exceed 2 MHz with a maximum load of 30 pF.

In the user application, the number of I/O pins which can drive current must be limited to respect the absolute maximum rating specified in [*Section 6.2*](#_bookmark100). In particular:

* + The sum of the currents sourced by all the I/Os on VDD, plus the maximum Run consumption of the MCU sourced on VDD, cannot exceed the absolute maximum rating

IVDD (see [*Table 12*](#_bookmark103)).

* + The sum of the currents sunk by all the I/Os on VSS plus the maximum Run consumption of the MCU sunk on VSS cannot exceed the absolute maximum rating

IVSS (see [*Table 12*](#_bookmark103)).

#### Output voltage levels

Unless otherwise specified, the parameters given in [*Table 54*](#_bookmark217) are derived from tests performed under ambient temperature and VDD supply voltage conditions summarized in [*Table 14*](#_bookmark109). All I/Os are CMOS and TTL compliant.

##### Table 54. Output voltage characteristics

|  |  |  |  |  |  |
| --- | --- | --- | --- | --- | --- |
| **Symbol** | **Parameter** | **Conditions** | **Min** | **Max** | **Unit** |
| VOL(1) | Output low level voltage for an I/O pin | CMOS port(2) IIO = +8 mA  2.7 V  VDD  3.6 V | - | 0.4 | V |
| VOH(3) | Output high level voltage for an I/O pin | VDD–0.4 | - |
| VOL (1) | Output low level voltage for an I/O pin | TTL port(2) IIO =+8 mA  2.7 V  VDD  3.6 V | - | 0.4 | V |
| VOH (3) | Output high level voltage for an I/O pin | 2.4 | - |
| VOL(1) | Output low level voltage for an I/O pin | IIO = +20 mA  2.7 V  VDD  3.6 V | - | 1.3(4) | V |
| VOH(3) | Output high level voltage for an I/O pin | VDD–1.3[(4)](#_bookmark218) | - |
| VOL(1) | Output low level voltage for an I/O pin | IIO = +6 mA  1.8 V  VDD  3.6 V | - | 0.4[(4)](#_bookmark218) | V |
| VOH(3) | Output high level voltage for an I/O pin | VDD–0.4[(4)](#_bookmark218) | - |
| VOL(1) | Output low level voltage for an I/O pin | IIO = +4 mA  1.7 V  VDD  3.6 V | - | 0.4(5) | V |
| VOH(3) | Output high level voltage for an I/O pin | VDD–0.4[(5)](#_bookmark219) | - |

1. The IIO current sunk by the device must always respect the absolute maximum rating specified in [*Table 12*](#_bookmark103). and the sum of IIO (I/O ports and control pins) must not exceed IVSS.
2. TTL and CMOS outputs are compatible with JEDEC standards JESD36 and JESD52.
3. The IIO current sourced by the device must always respect the absolute maximum rating specified in

[*Table 12*](#_bookmark103) and the sum of IIO (I/O ports and control pins) must not exceed IVDD.

1. Guaranteed by characterization results, not tested in production.
2. Guaranteed by design, not tested in production.

#### Input/output AC characteristics

The definition and values of input/output AC characteristics are given in [*Figure 31*](#_bookmark222) and

[*Table 55*](#_bookmark220), respectively.

Unless otherwise specified, the parameters given in [*Table 55*](#_bookmark220) are derived from tests performed under the ambient temperature and VDD supply voltage conditions summarized in [*Table 14*](#_bookmark109).

##### Table 55. I/O AC characteristics(1)(2)

|  |  |  |  |  |  |  |  |
| --- | --- | --- | --- | --- | --- | --- | --- |
| **OSPEEDRy**  **[1:0] bit value(1)** | **Symbol** | **Parameter** | **Conditions** | **Min** | **Typ** | **Max** | **Unit** |
| 00 | fmax(IO)out | Maximum frequency(3) | CL = 50 pF, VDD ≥ 2.70 V | - | - | 4 | MHz |
| CL = 50 pF, VDD≥ 1.7 V | - | - | 2 |
| CL = 10 pF, VDD ≥ 2.70 V | - | - | 8 |
| CL = 10 pF, VDD ≥ 1.7 V | - | - | 4 |
| tf(IO)out/ tr(IO)out | Output high to low level fall time and output low to high level rise time | CL = 50 pF, VDD = 1.7 V to  3.6 V | - | - | 100 | ns |
| 01 | fmax(IO)out | Maximum frequency(3) | CL = 50 pF, VDD ≥ 2.70 V | - | - | 25 | MHz |
| CL = 50 pF, VDD ≥ 1.7 V | - | - | 12.5 |
| CL = 10 pF, VDD ≥ 2.70 V | - | - | 50 |
| CL = 10 pF, VDD ≥ 1.7 V | - | - | 20 |
| tf(IO)out/ tr(IO)out | Output high to low level fall time and output low to high level rise time | CL = 50 pF, VDD ≥2.7 V | - | - | 10 | ns |
| CL = 50 pF, VDD ≥ 1.7 V | - | - | 20 |
| CL = 10 pF, VDD ≥ 2.70 V | - | - | 6 |
| CL = 10 pF, VDD ≥ 1.7 V | - | - | 10 |
| 10 | fmax(IO)out | Maximum frequency(3) | CL = 40 pF, VDD ≥ 2.70 V | - | - | 50(4) | MHz |
| CL = 40 pF, VDD ≥ 1.7 V | - | - | 25 |
| CL = 10 pF, VDD ≥ 2.70 V | - | - | 100(4) |
| CL = 10 pF, VDD ≥ 1.7 V | - | - | 50(4) |
| tf(IO)out/ tr(IO)out | Output high to low level fall time and output low to high level rise time | CL = 40 pF, VDD≥ 2.70 V | - | - | 6 | ns |
| CL = 40 pF, VDD≥ 1.7 V | - | - | 10 |
| CL = 10 pF, VDD≥ 2.70 V | - | - | 4 |
| CL = 10 pF, VDD≥ 1.7 V | - | - | 6 |
| 11 | Fmax(IO)out | Maximum frequency(3) | CL = 30 pF, VDD ≥ 2.70 V | - | - | 100(4) | MHz |
| CL = 30 pF, VDD ≥ 1.7 V | - | - | 50(4) |
| tf(IO)out/ tr(IO)out | Output high to low level fall time and output low to high level rise time | CL = 30 pF, VDD ≥ 2.70 V | - | - | 4 | ns |
| CL = 30 pF, VDD ≥ 1.7 V | - | - | 6 |
| CL = 10 pF, VDD≥ 2.70 V | - | - | 2.5 |
| CL = 10 pF, VDD≥ 1.7 V | - | - | 4 |
| - | tEXTIpw | Pulse width of external signals detected by the EXTI controller |  | 10 | - | - | ns |

1. Guaranteed by characterization, not tested in production.
2. The I/O speed is configured using the OSPEEDRy[1:0] bits. Refer to the STM32F4xx reference manual for a description of the GPIOx\_SPEEDR GPIO port output speed register.
3. The maximum frequency is defined in [*Figure 31*](#_bookmark222).
4. For maximum frequencies above 50 MHz and VDD > 2.4 V, the compensation cell should be used.

**Figure 31. I/O AC characteristics definition**

90%

10%

50% 50%

10%

90%

(;7(51$/ 287387

21 &/

WU(,2)RXW

WI(,2)RXW

7

0D[LPXP IUHTXHQF\ LV DFKLHYHG LI (WU + WI)  (2/3)7 DQG LI WKH GXW\ F\FOH LV (45-55%)

ZKHQ ORDGHG E\ &/ VSHFLILHG LQ WKH WDEOH ³ *,/2 $& FKDUDFWHULVWLFV*´.

DL14131G

### NRST pin characteristics

The NRST pin input driver uses CMOS technology. It is connected to a permanent pull-up resistor, RPU (see [*Table 53*](#_bookmark210)).

Unless otherwise specified, the parameters given in [*Table 56*](#_bookmark224) are derived from tests performed under the ambient temperature and VDD supply voltage conditions summarized in [*Table 14*](#_bookmark109). Refer to [*Table 53: I/O static characteristics*](#_bookmark210) for the values of VIH and VIL for NRST pin.

##### Table 56. NRST pin characteristics

|  |  |  |  |  |  |  |
| --- | --- | --- | --- | --- | --- | --- |
| **Symbol** | **Parameter** | **Conditions** | **Min** | **Typ** | **Max** | **Unit** |
| RPU | Weak pull-up equivalent resistor(1) | VIN  VSS | 30 | 40 | 50 | kΩ |
| VF(NRST)(2) | NRST Input filtered pulse |  | - | - | 100 | ns |
| VNF(NRST)[(2)](#_bookmark225) | NRST Input not filtered pulse | VDD > 2.7 V | 300 | - | - | ns |
| TNRST\_OUT | Generated reset pulse duration | Internal Reset source | 20 | - | - | µs |

1. The pull-up is designed with a true resistance in series with a switchable PMOS. This PMOS contribution to the series resistance must be minimum (~10% order).
2. Guaranteed by design, not tested in production.

##### Figure 32. Recommended NRST pin protection

([WHUQDO

9''

UHVHW FLUFXLW (1)

1567(2)

538

,QWHUQDO 5HVHW

)LOWHU

0.1 )

67032)

DL14132F



* 1. The reset network protects the device against parasitic resets.
  2. The user must ensure that the level on the NRST pin can go below the VIL(NRST) max level specified in

[*Table 56*](#_bookmark224). Otherwise the reset is not taken into account by the device.

### TIM timer characteristics

The parameters given in [*Table 57*](#_bookmark228) are guaranteed by design.

Refer to [*Section 6.3.16: I/O port characteristics*](#_bookmark209) for details on the input/output alternate function characteristics (output compare, input capture, external clock, PWM output).

##### Table 57. TIMx characteristics(1)(2)

|  |  |  |  |  |  |
| --- | --- | --- | --- | --- | --- |
| **Symbol** | **Parameter** | **Conditions(3)** | **Min** | **Max** | **Unit** |
| tres(TIM) | Timer resolution time | AHB/APBx prescaler=1 or 2 or 4, fTIMxCLK =  100 MHz | 1 | - | tTIMxCLK |
| 11.9 | - | ns |
| AHB/APBx prescaler>4,  fTIMxCLK = 100 MHz | 1 | - | tTIMxCLK |
| 11.9 | - | ns |
| fEXT | Timer external clock frequency on CH1 to CH4 | fTIMxCLK = 100 MHz | 0 | fTIMxCLK/2 | MHz |
| 0 | 50 | MHz |
| ResTIM | Timer resolution | - | 16/32 | bit |
| tCOUNTER | 16-bit counter clock period when internal clock is selected | fTIMxCLK = 100 MHz | 0.0119 | 780 | µs |
| tMAX\_COUNT | Maximum possible count with 32-bit counter |  | - | 65536 ×  65536 | tTIMxCLK |
| fTIMxCLK = 100 MHz | - | 51.1 | S |

* + - 1. TIMx is used as a general term to refer to the TIM1 to TIM11 timers.
      2. Guaranteed by design, not tested in production.
      3. The maximum timer frequency on APB1 is 50 MHz and on APB2 is up to 100 MHz, by setting the TIMPRE bit in the RCC\_DCKCFGR register, if APBx prescaler is 1 or 2 or 4, then TIMxCLK = HCKL, otherwise TIMxCLK >= 4x PCLKx.

### Communications interfaces

#### I2C interface characteristics

The I2C interface meets the requirements of the standard I2C communication protocol with the following restrictions: the I/O pins SDA and SCL are mapped to are not “true” open- drain. When configured as open-drain, the PMOS connected between the I/O pin and VDD is disabled, but is still present.

The I2C characteristics are described in [*Table 58*](#_bookmark230). Refer also to [*Section 6.3.16: I/O port*](#_bookmark209)[*characteristics*](#_bookmark209) for more details on the input/output alternate function characteristics (SDA and SCL).

The I2C bus interface supports standard mode (up to 100 kHz) and fast mode (up to 400 kHz). The I2C bus frequency can be increased up to 1 MHz. For more details about the complete solution, please contact your local ST sales representative.

##### Table 58. I2C characteristics

|  |  |  |  |  |  |  |
| --- | --- | --- | --- | --- | --- | --- |
| **Symbol** | **Parameter** | **Standard mode I2C(1)(2)** | | **Fast mode I2C(1)(2)** | | **Unit** |
| **Min** | **Max** | **Min** | **Max** |
| tw(SCLL) | SCL clock low time | 4.7 | - | 1.3 | - | µs |
| tw(SCLH) | SCL clock high time | 4.0 | - | 0.6 | - |
| tsu(SDA) | SDA setup time | 250 | - | 100 | - | ns |
| th(SDA) | SDA data hold time | 0 | 3450(3) | 0 | 900(4) |
| tr(SDA) tr(SCL) | SDA and SCL rise time | - | 1000 | - | 300 |
| tf(SDA) tf(SCL) | SDA and SCL fall time | - | 300 | - | 300 |
| th(STA) | Start condition hold time | 4.0 | - | 0.6 | - | µs |
| tsu(STA) | Repeated Start condition setup time | 4.7 | - | 0.6 | - |
| tsu(STO) | Stop condition setup time | 4.0 | - | 0.6 | - | µs |
| tw(STO:STA) | Stop to Start condition time (bus free) | 4.7 | - | 1.3 | - | µs |
| tSP | Pulse width of the spikes that are suppressed by the analog filter for standard fast mode | 0 | 50(5) | 0 | 50[(5)](#_bookmark232) | ns |
| Cb | Capacitive load for each bus line | - | 400 | - | 400 | pF |

* + - 1. Guaranteed by design, not tested in production.
      2. fPCLK1 must be at least 2 MHz to achieve standard mode I2C frequencies. It must be at least 4 MHz to achieve fast mode I2C frequencies, and a multiple of 10 MHz to reach the 400 kHz maximum I2C fast mode clock.
      3. The device must internally provide a hold time of at least 300 ns for the SDA signal in order to bridge the undefined region of the falling edge of SCL.
      4. The maximum data hold time has only to be met if the interface does not stretch the low period of SCL signal.
      5. The minimum width of the spikes filtered by the analog filter is above tSP (max)

##### Figure 33. I2C bus AC waveforms and measurement circuit

s''B,2& s''B,2&

53

53

56

,ð& EXV

56

67032)[[

6'$

6&/

67$57 5(3($7('

67$57

WVX(67$)

67$57

6'$ WI(6'$)

WU(6'$)

WK(67$)

WVX(6'$)

WZ(6&/+)

6723

W

WK(6'$)

Z(672:67$)

6&/

WZ(6&//)

WU(6&/)

WI(6&/)

WVX(672)

DL14979F



1. RS = series protection resistor.
2. RP = external pull-up resistor.
3. VDD\_I2C is the I2C bus power supply.

**Table 59. SCL frequency (fPCLK1= 50 MHz, VDD = VDD\_I2C = 3.3 V)(1)(2)**

|  |  |
| --- | --- |
| **fSCL (kHz)** | **I2C\_CCR value** |
| **RP = 4.7 k**Ω |
| 400 | 0x8019 |
| 300 | 0x8021 |
| 200 | 0x8032 |
| 100 | 0x0096 |
| 50 | 0x012C |
| 20 | 0x02EE |

1. RP = External pull-up resistance, fSCL = I2C speed
2. For speeds around 200 kHz, the tolerance on the achieved speed is of 5%. For other speed ranges, the tolerance on the achieved speed is 2%. These variations depend on the accuracy of the external components used to design the application.

#### SPI interface characteristics

Unless otherwise specified, the parameters given in [*Table 60*](#_bookmark236) for the SPI interface are derived from tests performed under the ambient temperature, fPCLKx frequency and VDD supply voltage conditions summarized in [*Table 14*](#_bookmark109), with the following configuration:

* Output speed is set to OSPEEDRy[1:0] = 10
* Capacitive load C = 30 pF
* Measurement points are done at CMOS levels: 0.5VDD

Refer to [*Section 6.3.16: I/O port characteristics*](#_bookmark209) for more details on the input/output alternate function characteristics (NSS, SCK, MOSI, MISO for SPI).

##### Table 60. SPI dynamic characteristics(1)

|  |  |  |  |  |  |  |
| --- | --- | --- | --- | --- | --- | --- |
| **Symbol** | **Parameter** | **Conditions** | **Min** | **Typ** | **Max** | **Unit** |
| fSCK  1/tc(SCK) | SPI clock frequency | Master full duplex/receiver mode,  2.7 V < VDD < 3.6 V SPI1/4/5 | - | - | 42 | MHz |
| Master full duplex/receiver mode,  3.0 V < VDD < 3.6 V SPI1/4/5 | - | - | 50 |
| Master transmitter mode  1.7 V < VDD < 3.6 V SPI1/4/5 | - | - | 50 |
| Master mode  1.7 V < VDD < 3.6 V SPI1/2/3/4/5 | - | - | 25 |
| Slave transmitter/full duplex mode  2.7 V < VDD < 3.6 V SPI1/4/5 | - | - | 38(2) |
| Slave receiver mode,  1.8 V < VDD < 3.6 V SPI1/4/5 | - | - | 50 |
| Slave mode,  1.8 V < VDD < 3.6 V SPI1/2/3/4/5 | - | - | 25 |
| Duty(SCK) | Duty cycle of SPI clock frequency | Slave mode | 30 | 50 | 70 | % |
| tw(SCKH) tw(SCKL) | SCK high and low time | Master mode, SPI presc = 2 | TPCLK1.5 | TPCLK | TPCLK  +1.5 | ns |
| tsu(NSS) | NSS setup time | Slave mode, SPI presc = 2 | 3TPCLK | - | - | ns |
| th(NSS) | NSS hold time | Slave mode, SPI presc = 2 | 2TPCLK | - | - | ns |
| tsu(MI) | Data input setup time | Master mode | 4 | - | - | ns |
| tsu(SI) | Slave mode | 2.5 | - | - | ns |
| th(MI) | Data input hold time | Master mode | 7.5 | - | - | ns |
| th(SI) | Slave mode | 3.5 | - | - | ns |

**Table 60. SPI dynamic characteristics(1) (continued)**

|  |  |  |  |  |  |  |
| --- | --- | --- | --- | --- | --- | --- |
| **Symbol** | **Parameter** | **Conditions** | **Min** | **Typ** | **Max** | **Unit** |
| ta(SO) | Data output access time | Slave mode | 7 | - | 21 | ns |
| tdis(SO) | Data output disable time | Slave mode | 5 | - | 12 | ns |
| tv(SO) | Data output valid time | Slave mode (after enable edge),  2.7 V < VDD < 3.6 V | - | 11 | 13 | ns |
| Slave mode (after enable edge),  1.7 V < VDD < 3.6 V | - | 11 | 18.5 | ns |
| th(SO) | Data output hold time | Slave mode (after enable edge),  1.7 V < VDD < 3.6 V | 8 | - | - | ns |
| tv(MO) | Data output valid time | Master mode (after enable edge) | - | 4 | 6 | ns |
| th(MO) | Data output hold time | Master mode (after enable edge) | 0 | - | - | ns |

1. Guaranteed by characterization, not tested in production.
2. Maximum frequency in Slave transmitter mode is determined by the sum of tv(SO) and tsu(MI) which has to fit into SCK low or high phase preceding the SCK sampling edge. This value can be achieved when the SPI communicates with a master having tsu(MI) = 0 while Duty(SCK) = 50%

##### Figure 34. SPI timing diagram - slave mode and CPHA = 0

NSS input

tc(SCK)

tSU(NSS)

th(NSS)

CPHA= 0 CPOL=0

CPHA= 0 CPOL=1

tw(SCKH) tw(SCKL)

ta(SO)

MISO OUT P UT

tv(SO)

th(SO)

tr(SCK) tdis(SO) tf(SCK)

LSB OUT

MS B O UT

BI T6 OUT

tsu(SI)

MOSI

INPUT

M SB IN

BIT1 IN

LSB IN

th(SI)

ai14134c

SCK Input

**Figure 35. SPI timing diagram - slave mode and CPHA = 1(1)**

NSS input

tSU(NSS)

tc(SC~~K)~~

th(NSS)

CPHA=1 CPOL=0

CPHA=1 CPOL=1

tw(SCKH) tw(SCKL)

t

a(SO)

tv(SO)

th(SO)

tr(SCK) tf(SCK)

tdis(SO)

MISO

OUT P UT

MS B O UT

th(SI)

M SB IN

BI T6 OUT

LSB OUT

tsu(SI)

MOSI

INPUT

BIT1 IN

LSB IN

ai14135

SCK Input

SCK Input

**Figure 36. SPI timing diagram - master mode(1)**

High

NSS input

tc(SC~~K)~~

CPHA= 0 CPOL=0

CPHA= 0 CPOL=1

CPHA=1 CPOL=0

CPHA=1 CPOL=1

tsu(MI)

MISO

INP UT

tw(SCKH) tw(SCKL)

MS BIN

tr(SCK) tf(SCK)

LSB IN

BIT6 IN

th(MI)

MOSI

OUTPUT M SB OUT

tv(MO)

B IT1 OUT

th(MO)

LSB OUT

ai14136

SCK Input

#### I2S interface characteristics

Unless otherwise specified, the parameters given in [*Table 61*](#_bookmark240) for the I2S interface are derived from tests performed under the ambient temperature, fPCLKx frequency and VDD supply voltage conditions summarized in [*Table 14*](#_bookmark109), with the following configuration:

* + Output speed is set to OSPEEDRy[1:0] = 10
  + Capacitive load C = 30 pF
  + Measurement points are done at CMOS levels: 0.5VDD

Refer to [*Section 6.3.16: I/O port characteristics*](#_bookmark209) for more details on the input/output alternate function characteristics (CK, SD, WS).

##### Table 61. I2S dynamic characteristics(1)

|  |  |  |  |  |  |
| --- | --- | --- | --- | --- | --- |
| **Symbol** | **Parameter** | **Conditions** | **Min** | **Max** | **Unit** |
| fMCK | I2S Main clock output | - | 256x8K | 256xFs(2) | MHz |
| fCK | I2S clock frequency | Master data: 32 bits | - | 64xFs | MHz |
| Slave data: 32 bits | - | 64xFs |
| DCK | I2S clock frequency duty cycle | Slave receiver | 30 | 70 | % |
| tv(WS) | WS valid time | Master mode | 0 | 7 | ns |
| th(WS) | WS hold time | Master mode | 1.5 | - |
| tsu(WS) | WS setup time | Slave mode | 1.5 | - |
| th(WS) | WS hold time | Slave mode | 3 | - |
| tsu(SD\_MR) | Data input setup time | Master receiver | 1 | - |
| tsu(SD\_SR) | Slave receiver | 2.5 | - |
| th(SD\_MR) | Data input hold time | Master receiver | 7 | - |
| th(SD\_SR) | Slave receiver | 2.5 | - |
| tv(SD\_ST) | Data output valid time | Slave transmitter (after enable edge) | - | 20 |
| tv(SD\_MT) | Master transmitter (after enable edge) | - | 6 |
| th(SD\_ST) | Data output hold time | Slave transmitter (after enable edge) | 8 | - |
| th(SD\_MT) | Master transmitter (after enable edge) | 2 | - |  |

1. Guaranteed by characterization, not tested in production.
2. The maximum value of 256xFs is 50 MHz (APB1 maximum frequency).

*Note: Refer to the I2S section of RM0383 reference manual for more details on the sampling frequency (FS).*

*fMCK, fCK, and DCK values reflect only the digital peripheral behavior. The values of these parameters might be slightly impacted by the source clock precision. DCK depends mainly on the value of ODD bit. The digital contribution leads to a minimum value of (I2SDIV/(2\*I2SDIV+ODD) and a maximum value of (I2SDIV+ODD)/(2\*I2SDIV+ODD). FS maximum value is supported for each mode/condition.*

##### Figure 37. I2S slave timing diagram (Philips protocol)(1)

tc(CK)

CPOL = 0

CPOL = 1

tw(CKH)

tw(CKL)

th(WS)

WS input

tsu(WS)

SDtransmit

tv(SD\_ST) th(SD\_ST)

Bitn transmit LSB transmit

SDreceive

LSB transmit(2)

tsu(SD\_SR) LSB receive(2)

MSB transmit

MSB receive

th(SD\_SR)

Bitn receive

LSB receive

ai14881b

CK Input

* 1. LSB transmit/receive of the previously transmitted byte. No LSB transmit/receive is sent before the first byte.

##### Figure 38. I2S master timing diagram (Philips protocol)(1)

tf(CK)

tr(CK)

tc(CK)

CPOL = 0

tw(CKH)

CPOL = 1

tv(WS)

tw(CKL)

th(WS)

WS output

SDtransmit

tv(SD\_MT)

LSB transmit(2) MSB transmit Bitn transmit

th(SD\_MT)

LSB transmit

SDreceive

tsu(SD\_MR)

LSB receive(2) MSB receive

th(SD\_MR)

Bitn receive

LSB receive

ai14884b

CK output

1. LSB transmit/receive of the previously transmitted byte. No LSB transmit/receive is sent before the first byte.

#### USB OTG full speed (FS) characteristics

This interface is present in USB OTG FS controller.

##### Table 62. USB OTG FS startup time

|  |  |  |  |
| --- | --- | --- | --- |
| **Symbol** | **Parameter** | **Max** | **Unit** |
| (1)  tSTARTUP | USB OTG FS transceiver startup time | 1 | µs |

1. Guaranteed by design, not tested in production.

##### Table 63. USB OTG FS DC electrical characteristics

|  |  |  |  |  |  |  |  |
| --- | --- | --- | --- | --- | --- | --- | --- |
| **Symbol** | | **Parameter** | **Conditions** | **Min.(1)** | **Typ.** | **Max.(1)** | **Unit** |
| **Input levels** | VDD | USB OTG FS operating voltage |  | 3.0(2) | - | 3.6 | V |
| V (3) DI | Differential input sensitivity | I(USB\_FS\_DP/DM) | 0.2 | - | - | V |
| V (3) CM | Differential common mode range | Includes VDI range | 0.8 | - | 2.5 |
| V (3) SE | Single ended receiver threshold |  | 1.3 | - | 2.0 |
| **Output levels** | VOL | Static output level low | RL of 1.5 kΩ to 3.6 V(4) | - | - | 0.3 | V |
| VOH | Static output level high | RL of 15 kΩ to V (4)  SS | 2.8 | - | 3.6 |
| RPD | | PA11, PA12 (USB\_FS\_DM/DP) | VIN = VDD | 17 | 21 | 24 | kΩ |
| PA9 (OTG\_FS\_VBUS) | 0.65 | 1.1 | 2.0 |
| RPU | | PA11, PA12 (USB\_FS\_DM/DP) | VIN = VSS | 1.5 | 1.8 | 2.1 |
| PA9 (OTG\_FS\_VBUS) | VIN = VSS | 0.25 | 0.37 | 0.55 |

1. All the voltages are measured from the local ground potential.
2. The USB OTG FS functionality is ensured down to 2.7 V but not the full USB full speed electrical characteristics which are degraded in the 2.7-to-3.0 V VDD voltage range.
3. Guaranteed by design, not tested in production.
4. RL is the load connected on the USB OTG FS drivers.

*Note: When VBUS sensing feature is enabled, PA9 should be left at their default state (floating input), not as alternate function. A typical 200 µA current consumption of the embedded sensing block (current to voltage conversion to determine the different sessions) can be observed on PA9 when the feature is enabled.*

##### Figure 39. USB OTG FS timings: definition of data signal rise and fall time

Crossover points

Differen tial Data L ines

VCRS

VSS

tf

tr

ai14137

**Table 64. USB OTG FS electrical characteristics(1)**

|  |  |  |  |  |  |
| --- | --- | --- | --- | --- | --- |
| **Driver characteristics** | | | | | |
| **Symbol** | **Parameter** | **Conditions** | **Min** | **Max** | **Unit** |
| tr | Rise time(2) | CL = 50 pF | 4 | 20 | ns |
| tf | Fall time(2) | CL = 50 pF | 4 | 20 | ns |
| trfm | Rise/ fall time matching | tr/tf | 90 | 110 | % |
| VCRS | Output signal crossover voltage |  | 1.3 | 2.0 | V |

1. Guaranteed by design, not tested in production.
2. Measured from 10% to 90% of the data signal. For more detailed informations, please refer to USB Specification - Chapter 7 (version 2.0).

### 12-bit ADC characteristics

Unless otherwise specified, the parameters given in [*Table 65*](#_bookmark248) are derived from tests performed under the ambient temperature, fPCLK2 frequency and VDDA supply voltage conditions summarized in [*Table 14*](#_bookmark109).

##### Table 65. ADC characteristics

|  |  |  |  |  |  |  |
| --- | --- | --- | --- | --- | --- | --- |
| **Symbol** | **Parameter** | **Conditions** | **Min** | **Typ** | **Max** | **Unit** |
| VDDA | Power supply | VDDA  VREF+ < 1.2 V | 1.7(1) | - | 3.6 | V |
| VREF+ | Positive reference voltage | 1.7(1) | - | VDDA | V |
| fADC | ADC clock frequency | VDDA = 1.7(1) to 2.4 V | 0.6 | 15 | 18 | MHz |
| VDDA = 2.4 to 3.6 V | 0.6 | 30 | 36 | MHz |
| fTRI (2) G | External trigger frequency | fADC = 30 MHz,  12-bit resolution | - | - | 1764 | kHz |
|  | - | - | 17 | 1/fADC |
| VAIN | Conversion voltage range(3) |  | 0 (VSSA or VREF-  tied to ground) | - | VREF+ | V |
| RAIN[(2)](#_bookmark249) | External input impedance | See *Equation 1* for details | - | - | 50 | kΩ |
| [(2)](#_bookmark249)(4)  RADC | Sampling switch resistance |  | - | - | 6 | kΩ |
| C [(2)](#_bookmark249) ADC | Internal sample and hold capacitor |  | - | 4 | 7 | pF |

**Table 65. ADC characteristics (continued)**

|  |  |  |  |  |  |  |
| --- | --- | --- | --- | --- | --- | --- |
| **Symbol** | **Parameter** | **Conditions** | **Min** | **Typ** | **Max** | **Unit** |
| t [(2)](#_bookmark249)  lat | Injection trigger conversion latency | fADC = 30 MHz | - | - | 0.100 | µs |
|  | - | - | 3(5) | 1/fADC |
| tlat [(2)](#_bookmark249) r | Regular trigger conversion latency | fADC = 30 MHz | - | - | 0.067 | µs |
|  | - | - | 2(5) | 1/fADC |
| t [(2)](#_bookmark249) S | Sampling time | fADC = 30 MHz | 0.100 | - | 16 | µs |
|  | 3 | - | 480 | 1/fADC |
| [(2)](#_bookmark249)  tSTAB | Power-up time |  | - | 2 | 3 | µs |
| tCONV[(2)](#_bookmark249) | Total conversion time (including sampling time) | fADC = 30 MHz  12-bit resolution | 0.50 | - | 16.40 | µs |
| fADC = 30 MHz  10-bit resolution | 0.43 | - | 16.34 | µs |
| fADC = 30 MHz  8-bit resolution | 0.37 | - | 16.27 | µs |
| fADC = 30 MHz  6-bit resolution | 0.30 | - | 16.20 | µs |
| 9 to 492 (tS for sampling +n-bit resolution for successive approximation) | | | | 1/fADC |
| f [(2)](#_bookmark249) S | Sampling rate  (fADC = 30 MHz, and tS = 3 ADC cycles) | 12-bit resolution Single ADC | - | - | 2 | Msps |
| 12-bit resolution Interleave Dual ADC mode | - | - | 3.75 | Msps |
| 12-bit resolution Interleave Triple ADC mode | - | - | 6 | Msps |
| I [(2)](#_bookmark249)  VREF+ | ADC VREF DC current consumption in conversion mode |  | - | 300 | 500 | µA |
| IVDD [(2)](#_bookmark249) A | ADC VDDA DC current consumption in conversion mode |  | - | 1.6 | 1.8 | mA |

1. VDDA minimum value of 1.7 V is possible with the use of an external power supply supervisor (refer to [*Section 3.15.2:*](#_bookmark34)[*Internal reset OFF*](#_bookmark34)).
2. Guaranteed by characterization, not tested in production.
3. VREF+ is internally connected to VDDA and VREF- is internally connected to VSSA.
4. RADC maximum value is given for VDD=1.7 V, and minimum value for VDD=3.3 V.
5. For external triggers, a delay of 1/fPCLK2 must be added to the latency specified in [*Table 65*](#_bookmark248).

##### Equation 1: RAIN max formula

RAIN =

 k – 0,5

– RADC

fADC

* CADC

 ln2N + 2

The formula above (*Equation 1*) is used to determine the maximum external impedance allowed for an error below 1/4 of LSB. N = 12 (from 12-bit resolution) and k is the number of sampling periods defined in the ADC\_SMPR1 register.

##### Table 66. ADC accuracy at fADC = 18 MHz(1)

|  |  |  |  |  |  |
| --- | --- | --- | --- | --- | --- |
| **Symbol** | **Parameter** | **Test conditions** | **Typ** | **Max(2)** | **Unit** |
| ET | Total unadjusted error | fADC =18 MHz  VDDA = 1.7 to 3.6 V  VREF = 1.7 to 3.6 V VDDA  VREF < 1.2 V | ±3 | ±4 | LSB |
| EO | Offset error | ±2 | ±3 |
| EG | Gain error | ±1 | ±3 |
| ED | Differential linearity error | ±1 | ±2 |
| EL | Integral linearity error | ±2 | ±3 |

* 1. Better performance could be achieved in restricted VDD, frequency and temperature ranges.
  2. Guaranteed by characterization, not tested in production.

##### Table 67. ADC accuracy at fADC = 30 MHz(1)

|  |  |  |  |  |  |
| --- | --- | --- | --- | --- | --- |
| **Symbol** | **Parameter** | **Test conditions** | **Typ** | **Max(2)** | **Unit** |
| ET | Total unadjusted error | fADC = 30 MHz, RAIN < 10 kΩ,  VDDA = 2.4 to 3.6 V,  VREF = 1.7 to 3.6 V, VDDA  VREF < 1.2 V | ±2 | ±5 |  |
| EO | Offset error | ±1.5 | ±2.5 |  |
| EG | Gain error | ±1.5 | ±4 | LSB |
| ED | Differential linearity error | ±1 | ±2 |  |
| EL | Integral linearity error | ±1.5 | ±3 |  |

1. Better performance could be achieved in restricted VDD, frequency and temperature ranges.
2. Guaranteed by characterization, not tested in production.

##### Table 68. ADC accuracy at fADC = 36 MHz(1)

|  |  |  |  |  |  |
| --- | --- | --- | --- | --- | --- |
| **Symbol** | **Parameter** | **Test conditions** | **Typ** | **Max(2)** | **Unit** |
| ET | Total unadjusted error | fADC =36 MHz,  VDDA = 2.4 to 3.6 V,  VREF = 1.7 to 3.6 V VDDA  VREF < 1.2 V | ±4 | ±7 |  |
| EO | Offset error | ±2 | ±3 |  |
| EG | Gain error | ±3 | ±6 | LSB |
| ED | Differential linearity error | ±2 | ±3 |  |
| EL | Integral linearity error | ±3 | ±6 |  |

1. Better performance could be achieved in restricted VDD, frequency and temperature ranges.
2. Guaranteed by characterization, not tested in production.

##### Table 69. ADC dynamic accuracy at fADC = 18 MHz - limited test conditions(1)

|  |  |  |  |  |  |  |
| --- | --- | --- | --- | --- | --- | --- |
| **Symbol** | **Parameter** | **Test conditions** | **Min** | **Typ** | **Max** | **Unit** |
| ENOB | Effective number of bits | fADC =18 MHz VDDA = VREF+= 1.7 V  Input Frequency = 20 KHz Temperature = 25 °C | 10.3 | 10.4 | - | bits |
| SINAD | Signal-to-noise and distortion ratio | 64 | 64.2 | - |  |
| SNR | Signal-to-noise ratio | 64 | 65 | - | dB |
| THD | Total harmonic distortion | - | -72 | -67 |  |

1. Guaranteed by characterization, not tested in production.

##### Table 70. ADC dynamic accuracy at fADC = 36 MHz - limited test conditions(1)

|  |  |  |  |  |  |  |
| --- | --- | --- | --- | --- | --- | --- |
| **Symbol** | **Parameter** | **Test conditions** | **Min** | **Typ** | **Max** | **Unit** |
| ENOB | Effective number of bits | fADC = 36 MHz VDDA = VREF+ = 3.3 V  Input Frequency = 20 KHz Temperature = 25 °C | 10.6 | 10.8 | - | bits |
| SINAD | Signal-to noise and distortion ratio | 66 | 67 | - |  |
| SNR | Signal-to noise ratio | 64 | 68 | - | dB |
| THD | Total harmonic distortion | - | -72 | -70 |  |

1. Guaranteed by characterization, not tested in production.

Note: ADC accuracy vs. negative injection current: injecting a negative current on any analog input pins should be avoided as this significantly reduces the accuracy of the conversion being performed on another analog input. It is recommended to add a Schottky diode (pin to ground) to analog pins which may potentially inject negative currents.

Any positive injection current within the limits specified for IINJ(PIN) and IINJ(PIN) in

[*Section 6.3.16*](#_bookmark209) does not affect the ADC accuracy.

##### Figure 40. ADC accuracy characteristics

;1,3" )$%!, = 4096

62%&+

(OR DEPENDING ON PACKAGE)= 4096

6 $$!

%'

4095

4094

4093

(2)

%4

7

6

(3)

(1)

5

4

3

2

1

%/

%,

%$

1, 3")$%!,

0

633!

1 2

3 456

7

4093 4094 4095 4096

6$$!

**AI14395C**



* 1. See also [*Table 67*](#_bookmark251).
  2. Example of an actual transfer curve.
  3. Ideal transfer curve.
  4. End point correlation line.
  5. ET = Total Unadjusted Error: maximum deviation between the actual and the ideal transfer curves. EO = Offset Error: deviation between the first actual transition and the first ideal one.

EG = Gain Error: deviation between the last ideal transition and the last actual one.

ED = Differential Linearity Error: maximum deviation between actual steps and the ideal one.

EL = Integral Linearity Error: maximum deviation between any actual transition and the end point correlation line.

##### Figure 41. Typical connection diagram using the ADC

9''

67032)

97

6DPSOH DQG KROG $'& FRQYHUWHU

5$,1(1)

0.6 9

$,1[

5$'&(1)

9$,1

&SDUDVLWLF

0.6 9

97

,/1 $

12-ELW FRQYHUWHU

&$'&(1)

DL17534



1. Refer to [*Table 65*](#_bookmark248) for the values of RAIN, RADC and CADC.
2. Cparasitic represents the capacitance of the PCB (dependent on soldering and PCB layout quality) plus the pad capacitance (roughly 5 pF). A high Cparasitic value downgrades conversion accuracy. To remedy this, fADC should be reduced.

**General PCB design guidelines**

Power supply decoupling should be performed as shown in [*Figure 42*](#_bookmark259) or [*Figure 43*](#_bookmark260), depending on whether VREF+ is connected to VDDA or not. The 10 nF capacitors should be ceramic (good quality). They should be placed them as close as possible to the chip.

**Figure 42. Power supply and reference decoupling (VREF+ not connected to VDDA)**



STM32F

V REF+

(See note 1)

1 µF // 10 nF

V DDA

1 µF // 10 nF

V SSA/V REF-

(See note 1)

ai17535

1. VREF+ and VREF- inputs are both available on UFBGA100. VREF+ is also available on LQFP100. When VREF+ and VREF- are not available, they are internally connected to VDDA and VSSA.

**Figure 43. Power supply and reference decoupling (VREF+ connected to VDDA)**

STM32F

VREF+/VDDA

(See note 1)

1 µF // 10 nF

VREF–/VSSA

(See note 1)

ai17536

1. VREF+ and VREF- inputs are both available on UFBGA100. VREF+ is also available on LQFP100. When VREF+ and VREF- are not available, they are internally connected to VDDA and VSSA.

### Temperature sensor characteristics

##### Table 71. Temperature sensor characteristics

|  |  |  |  |  |  |
| --- | --- | --- | --- | --- | --- |
| **Symbol** | **Parameter** | **Min** | **Typ** | **Max** | **Unit** |
| (1)  TL | VSENSE linearity with temperature | - | 1 | 2 | °C |
| Avg\_Slope[(1)](#_bookmark263) | Average slope | - | 2.5 | - | mV/°C |
| [(1)](#_bookmark263)  V25 | Voltage at 25 °C | - | 0.76 | - | V |
| tSTART(2) | Startup time | - | 6 | 10 | µs |
| (2)  TS\_temp | ADC sampling time when reading the temperature (1 °C accuracy) | 10 | - | - | µs |

1. Guaranteed by characterization, not tested in production.
2. Guaranteed by design, not tested in production.

**Table 72. Temperature sensor calibration values**

|  |  |  |
| --- | --- | --- |
| **Symbol** | **Parameter** | **Memory address** |
| TS\_CAL1 | TS ADC raw data acquired at temperature of 30 °C, VDDA= 3.3 V | 0x1FFF 7A2C - 0x1FFF 7A2D |
| TS\_CAL2 | TS ADC raw data acquired at temperature of 110 °C, VDDA= 3.3 V | 0x1FFF 7A2E - 0x1FFF 7A2F |

### VBAT monitoring characteristics

##### Table 73. VBAT monitoring characteristics

|  |  |  |  |  |  |
| --- | --- | --- | --- | --- | --- |
| **Symbol** | **Parameter** | **Min** | **Typ** | **Max** | **Unit** |
| R | Resistor bridge for VBAT | - | 50 | - | KΩ |
| Q | Ratio on VBAT measurement | - | 4 | - |  |
| Er(1) | Error on Q | –1 | - | +1 | % |
| TS\_vb (2)(2)  at | ADC sampling time when reading the VBAT 1 mV accuracy | 5 | - | - | µs |

1. Guaranteed by design, not tested in production.
2. Shortest sampling time can be determined in the application by multiple iterations.

### Embedded reference voltage

The parameters given in [*Table 74*](#_bookmark268) are derived from tests performed under ambient temperature and VDD supply voltage conditions summarized in [*Table 14*](#_bookmark109).

##### Table 74. Embedded internal reference voltage

|  |  |  |  |  |  |  |
| --- | --- | --- | --- | --- | --- | --- |
| **Symbol** | **Parameter** | **Conditions** | **Min** | **Typ** | **Max** | **Unit** |
| VREFINT | Internal reference voltage | –40 °C < TA < +105 °C | 1.18 | 1.21 | 1.24 | V |
| TS\_vrefint(1) | ADC sampling time when reading the internal reference voltage | - | 10 | - | - | µs |
| VRERINT\_ (2)  s | Internal reference voltage spread over the temperature range | VDD = 3V  10mV | - | 3 | 5 | mV |

**Table 74. Embedded internal reference voltage (continued)**

|  |  |  |  |  |  |  |
| --- | --- | --- | --- | --- | --- | --- |
| **Symbol** | **Parameter** | **Conditions** | **Min** | **Typ** | **Max** | **Unit** |
| (2)  TCoeff | Temperature coefficient | - | - | 30 | 50 | ppm/°C |
| tSTART(2) | Startup time | - | - | 6 | 10 | µs |

1. Shortest sampling time can be determined in the application by multiple iterations.
2. Guaranteed by design, not tested in production

**Table 75. Internal reference voltage calibration values**

|  |  |  |
| --- | --- | --- |
| **Symbol** | **Parameter** | **Memory address** |
| VREFIN\_CAL | Raw data acquired at temperature of 30 °C VDDA = 3.3 V | 0x1FFF 7A2A - 0x1FFF 7A2B |

### SD/SDIO MMC/eMMC card host interface (SDIO) characteristics

Unless otherwise specified, the parameters given in [*Table 76*](#_bookmark273) for the SDIO/MMC/eMMC interface are derived from tests performed under the ambient temperature, fPCLK2 frequency and VDD supply voltage conditions summarized in [*Table 14*](#_bookmark109), with the following configuration:

* Output speed is set to OSPEEDRy[1:0] = 10
* Capacitive load C = 30 pF (for eMMC C = 20 pF)
* Measurement points are done at CMOS levels: 0.5VDD

Refer to [*Section 6.3.16: I/O port characteristics*](#_bookmark209) for more details on the input/output characteristics.

##### Figure 44. SDIO high-speed mode

tf

tr

tC

tW(CKH)

tW(CKL)

CK

tOV

tOH

D, CMD

(output)

tISU

tIH

D, CMD

(input)

ai14887

**Figure 45. SD default mode**

CK

tOVD

tOHD

D, CMD

(output)

ai14888

##### Table 76. Dynamic characteristics: SD / MMC characteristics(1)(2)

|  |  |  |  |  |  |  |
| --- | --- | --- | --- | --- | --- | --- |
| **Symbol** | **Parameter** | **Conditions** | **Min** | **Typ** | **Max** | **Unit** |
| fPP | Clock frequency in data transfer mode | - | 0 | - | 50 | MHz |
| - | SDIO\_CK/fPCLK2 frequency ratio | - | - | - | 8/3 | - |
| tW(CKL) | Clock low time | fpp = 50 MHz | 10.5 | 11 | - | ns |
| tW(CKH) | Clock high time | fpp = 50 MHz | 8.5 | 9 | - |
| **CMD, D inputs (referenced to CK) in MMC and SD HS mode** | | | | | | |
| tISU | Input setup time HS | fpp = 50 MHz | 2.5 | - | - | ns |
| tIH | Input hold time HS | fpp = 50 MHz  -40°C<TA<105°C | 5 | - | - |
| fpp = 50 MHz  -40°C<TA<+85°C | 2.5 | - | - |
| **CMD, D outputs (referenced to CK) in MMC and SD HS mode** | | | | | | |
| tOV | Output valid time HS | fpp = 50 MHz | - | 3.5 | 4 | ns |
| tOH | Output hold time HS | fpp = 50 MHz | 2 | - | - |
| **CMD, D inputs (referenced to CK) in SD default mode** | | | | | | |
| tISUD | Input setup time SD | fpp = 25 MHz | 3 | - | - | ns |
| tIHD | Input hold time SD | fpp = 25 MHz | 4 | - | - |
| **CMD, D outputs (referenced to CK) in SD default mode** | | | | | | |
| tOVD | Output valid default time SD | fpp =25 MHz | - | 5 | 5.5 | ns |
| tOHD | Output hold default time SD | fpp =25 MHz | 4.5 | - | - |

1. Data based on characterization results, not tested in production. 2. VDD = 2.7 to 3.6 V.

##### Table 77. Dynamic characteristics: eMMC characteristics VDD = 1.7 V to 1.9 V(1)(2)

|  |  |  |  |  |  |  |
| --- | --- | --- | --- | --- | --- | --- |
| **Symbol** | **Parameter** | **Conditions** | **Min** | **Typ** | **Max** | **Unit** |
| fPP | Clock frequency in data transfer mode | - | 0 | - | 50 | MHz |
| - | SDIO\_CK/fPCLK2 frequency ratio | - | - | - | 8/3 | - |
| tW(CKL) | Clock low time | fpp = 50 MHz | 10 | 10.5 | - | ns |
| tW(CKH) | Clock high time | fpp = 50 MHz | 9 | 9.5 | - |
| **CMD, D inputs (referenced to CK) in eMMC mode** | | | | | | |
| tISU | Input setup time HS | fpp = 50 MHz | 0 | - | - | ns |
| tIH | Input hold time HS | fpp = 50 MHz | 6 | - | - |  |
| **CMD, D outputs (referenced to CK) in eMMC mode** | | | | | | |
| tOV | Output valid time HS | fpp = 50 MHz | - | 3.5 | 5 | ns |
| tOH | Output hold time HS | fpp = 50 MHz | 2 | - | - |

1. Data based on characterization results, not tested in production.
2. Cload = 20 pF

### RTC characteristics

**Table 78. RTC characteristics**

|  |  |  |  |  |
| --- | --- | --- | --- | --- |
| **Symbol** | **Parameter** | **Conditions** | **Min** | **Max** |
| - | fPCLK1/RTCCLK frequency ratio | Any read/write operation from/to an RTC register | 4 | - |

# Package characteristics

## Package mechanical data

In order to meet environmental requirements, ST offers these devices in different grades of ECOPACK® packages, depending on their level of environmental compliance. ECOPACK® specifications, grade definitions and product status are available at: [*www.st.com*](http://www.st.com/).

ECOPACK® is an ST trademark.

### WLCSP49, 3.034 x 3.22 mm, 0.4 mm pitch wafer level chip scale package

##### Figure 46. WLCSP49 wafer level chip scale package outline

E1

BBB :

&

7

!

!1 BALL LOCATION

1

'

$ETAIL !

E2 %

E

'

E

!

!2

!3

"UMP SIDE

3IDE VIEW

&RONT VIEW

$

"UMP

!1

EEE :

:

%

!1 ORIENTATION REFERENCE

CCC DDD

B

: 8 9

:

3EATING PLANE

.OTE 1

.OTE 2


(ROTATED 90  )

$ETAIL !

AAA (48)

7AFER BACK SIDE

!0:6?-%?61



* + - 1. Drawing is not to scale.

##### Table 79. STM32F411xC/xE WLCSP49 wafer level chip scale package mechanical data

|  |  |  |  |  |  |  |
| --- | --- | --- | --- | --- | --- | --- |
| **Symbol** | **millimeters** | | | **inches(1)** | | |
| **Min** | **Typ** | **Max** | **Min** | **Typ** | **Max** |
| A | 0.525 | 0.555 | 0.585 | 0.0207 | 0.0219 | 0.0230 |
| A1 | - | 0.175 | - | - | 0.0069 | - |
| A2 | - | 0.380 | - | - | 0.0150 | - |
| A3(2) | - | 0.025 | - | - | 0.0010 | - |
| b(3) | 0.220 | 0.250 | 0.280 | 0.0087 | 0.0098 | 0.0110 |
| D | 2.964 | 2.999 | 3.034 | 0.1167 | 0.1181 | 0.1194 |
| E | 3.150 | 3.185 | 3.220 | 0.1240 | 0.1254 | 0.1268 |
| e | - | 0.400 | - | - | 0.0157 | - |
| e1 | - | 2.400 | - | - | 0.0945 | - |
| e2 | - | 2.400 | - | - | 0.0945 | - |
| F | - | 0.2995 | - | - | 0.0118 | - |
| G | - | 0.3925 | - | - | 0.0155 | - |
| aaa | - | 0.100 | - | - | 0.0039 | - |
| bbb | - | 0.100 | - | - | 0.0039 | - |
| ccc | - | 0.100 | - | - | 0.0039 | - |
| ddd | - | 0.050 | - | - | 0.0020 | - |
| eee | - | 0.050 | - | - | 0.0020 | - |

1. Values in inches are converted from mm and rounded to 4 decimal digits.
2. Back side coating
3. Dimension is measured at the maximum bump diameter parallel to primary datum Z.

##### Figure 47. WLCSP49 0.4 mm pitch wafer level chip scale recommended footprint

'SDG

'VP

061896592

**Table 80.** **WLCSP49 recommended PCB design rules (0.4 mm pitch)**

|  |  |
| --- | --- |
| **Dimension** | **Recommended values** |
| Pitch | 0.4 mm |
| Dpad | 260 µm max. (circular) 220 µm recommended |
| Dsm | 300 µm min. (for 260 µm diameter pad) |
| PCB pad design | Non-solder mask defined via underbump allowed |

**Device marking**

##### Figure 48. Example of WLCSP49 marking (top view)



%DOO 1 LQGHQWLILHU

3URGXFW LGHQWLILFDWLRQ(1)

5HYLVLRQ FRGH

'DWH FRGH

06Y3616191

::

<





5

(111&(%

1. Parts marked as “ES”, “E” or accompanied by an Engineering Sample notification letter, are not yet qualified and therefore not yet ready to be used in production and any consequences deriving from such usage will not be at ST charge. In no event, ST will be liable for any customer usage of these engineering samples in production. ST Quality has to be contacted prior to any decision to use these Engineering samples to run qualification activity.

### UFQFPN48, 7 x 7 mm, 0.5 mm pitch package

##### Figure 49. UFQFPN48, 7 x 7 mm, 0.5 mm pitch, package outline



3LQ 1 LGHQWLILHU ODVHU PDUNLQJ DUHD

'

$

( (

7

GGG

$1

6HDWLQJ SODQH

H E

'HWDLO <

'

<

([SRVHG SDG

DUHD

'2

1

/

48

& 0.500[45 SLQ1 FRUQHU

5 0.125 W\S.

(2

'HWDLO =

1

=

48

$0%9B0(B93

* + - 1. Drawing is not to scale.
      2. All leads/pads should also be soldered to the PCB to improve the lead/pad solder joint life.
      3. There is an exposed die pad on the underside of the UFQFPN package. It is recommended to connect and solder this back-side pad to PCB ground.

##### Table 81. UFQFPN48, 7 x 7 mm, 0.5 mm pitch, package mechanical data

|  |  |  |  |  |  |  |
| --- | --- | --- | --- | --- | --- | --- |
| **Symbol** | **millimeters** | | | **inches(1)** | | |
| **Min.** | **Typ.** | **Max.** | **Min.** | **Typ.** | **Max.** |
| A | 0.500 | 0.550 | 0.600 | 0.0197 | 0.0217 | 0.0236 |
| A1 | 0.000 | 0.020 | 0.050 | 0.0000 | 0.0008 | 0.0020 |
| D | 6.900 | 7.000 | 7.100 | 0.2717 | 0.2756 | 0.2795 |
| E | 6.900 | 7.000 | 7.100 | 0.2717 | 0.2756 | 0.2795 |
| D2 | 5.500 | 5.600 | 5.700 | 0.2165 | 0.2205 | 0.2244 |
| E2 | 5.500 | 5.600 | 5.700 | 0.2165 | 0.2205 | 0.2244 |
| L | 0.300 | 0.400 | 0.500 | 0.0118 | 0.0157 | 0.0197 |

**Table 81. UFQFPN48, 7 x 7 mm, 0.5 mm pitch, package mechanical data (continued)**

|  |  |  |  |  |  |  |
| --- | --- | --- | --- | --- | --- | --- |
| **Symbol** | **millimeters** | | | **inches(1)** | | |
| **Min.** | **Typ.** | **Max.** | **Min.** | **Typ.** | **Max.** |
| T | - | 0.152 | - | - | 0.0060 | - |
| b | 0.200 | 0.250 | 0.300 | 0.0079 | 0.0098 | 0.0118 |
| e | - | 0.500 | - | - | 0.0197 | - |

1. Values in inches are converted from mm and rounded to 4 decimal digits.

##### Figure 50. UFQFPN48 recommended footprint

7.30

6.20

48

37

1 36

0.20

5.60

7.30

6.20

5.80

0.30

5.60

25

13

24

0.55

0.50

0.75

5.80

!0"9?&0?62

12

1. Dimensions are in millimeters.

**Device marking**

##### Figure 51. Example of UFQFPN48 marking (top view)

3URGXFW LGHQWLILFDWLRQ(1)

'DWH FRGH

< ::

3LQ 1 LQGHQWLILHU

5HYLVLRQ FRGH

5

06Y3616291



111&(86

67032)

* 1. Parts marked as “ES”, “E” or accompanied by an Engineering Sample notification letter, are not yet qualified and therefore not yet ready to be used in production and any consequences deriving from such usage will not be at ST charge. In no event, ST will be liable for any customer usage of these engineering samples in production. ST Quality has to be contacted prior to any decision to use these Engineering samples to run qualification activity.

### LQFP64, 10 x 10 mm, 64-pin low-profile quad flat package

##### Figure 52. LQFP64, 10 x 10 mm, 64-pin low-profile quad flat package outline



6($7,1\* 3/$1(

&

0.25 PP

\*$8\*( 3/$1(

FFF &

'

'1

'3

/

/1

48 33

49

32

E

64

17

3,1 1

,'(17,),&$7,21

1

H

16

5:B0(B93

$

$2

$1

F

$1

* + - 1. Drawing is not to scale.

(3

(1

(

##### Table 82. LQFP64, 10 x 10 mm, 64-pin low-profile quad flat package mechanical data

|  |  |  |  |  |  |  |
| --- | --- | --- | --- | --- | --- | --- |
| **Symbol** | **millimeters** | | | **inches(1)** | | |
| **Min.** | **Typ.** | **Max.** | **Min.** | **Typ.** | **Max.** |
| A | - | - | 1.60 | - | - | 0.0630 |
| A1 | 0.05 | - | 0.15 | 0.0020 | - | 0.0059 |
| A2 | 1.35 | 1.40 | 1.45 | 0.0531 | 0.0551 | 0.0571 |
| b | 0.17 | 0.22 | 0.27 | 0.0067 | 0.0087 | 0.0106 |
| c | 0.09 | - | 0.20 | 0.0035 | - | 0.0079 |
| D | - | 12.00 | - | - | 0.4724 | - |
| D1 | - | 10.00 | - | - | 0.3937 | - |
| E | - | 12.00 | - | - | 0.4724 | - |
| E1 | - | 10.00 | - | - | 0.3937 | - |
| e | - | 0.50 | - | - | 0.0197 | - |
| K | 0° | 3.5° | 7° | 0° | 3.5° | 7° |
| L | 0.45 | 0.60 | 0.75 | 0.0177 | 0.0236 | 0.0295 |
| L1 | - | 1.00 | - | - | 0.0394 | - |
| N | **Number of pins** | | | | | |
| 64 | | | | | |

1. Values in inches are converted from mm and rounded to 4 decimal digits.

##### Figure 53. LQFP64 recommended footprint

48

33

0.3

49

0.5

32

12.7

10.3

10.3

64

17

1.2

1

16

7.8

12.7

AI14909C

1. Dimensions are in millimeters.

**Device marking**

##### Figure 54. Example of LQFP64 marking (top view)

3URGXFW LGHQWLILFDWLRQ(1)

5HYLVLRQ FRGH

'DWH FRGH

< ::

3LQ 1 LQGHQWLILHU

06Y3616391



5(76



67032)111

5

* 1. Parts marked as “ES”, “E” or accompanied by an Engineering Sample notification letter, are not yet qualified and therefore not yet ready to be used in production and any consequences deriving from such usage will not be at ST charge. In no event, ST will be liable for any customer usage of these engineering samples in production. ST Quality has to be contacted prior to any decision to use these Engineering samples to run qualification activity.

### LQFP100, 14 x 14 mm, 100-pin low-profile quad flat package

##### Figure 55. LQFP100, 14 x 14 mm, 100-pin low-profile quad flat package outline



3%!4).' 0,!.%

#

0.25 MM

'!5'% 0,!.%

CCC #

$

$1

$3

,

,1

75 51

76

50

100

26

0). 1

)$%.4)&)#!4)/.

1

25

E

1,?-%?65

!

!2

!1

!1

* + - 1. Drawing is not to scale.

B

%3

%1

%

##### Table 83. LQPF100, 14 x 14 mm, 100-pin low-profile quad flat package mechanical data

|  |  |  |  |  |  |  |
| --- | --- | --- | --- | --- | --- | --- |
| **Symbol** | **millimeters** | | | **inches(1)** | | |
| **Min.** | **Typ.** | **Max.** | **Min.** | **Typ.** | **Max.** |
| A | - | - | 1.6 | - | - | 0.063 |
| A1 | 0.05 | - | 0.15 | 0.002 | - | 0.0059 |
| A2 | 1.35 | 1.4 | 1.45 | 0.0531 | 0.0551 | 0.0571 |
| b | 0.17 | 0.22 | 0.27 | 0.0067 | 0.0087 | 0.0106 |
| c | 0.09 | - | 0.2 | 0.0035 | - | 0.0079 |
| D | 15.8 | 16 | 16.2 | 0.622 | 0.6299 | 0.6378 |
| D1 | 13.8 | 14 | 14.2 | 0.5433 | 0.5512 | 0.5591 |
| D3 | - | 12 | - | - | 0.4724 | - |
| E | 15.8 | 16 | 16.2 | 0.622 | 0.6299 | 0.6378 |
| E1 | 13.8 | 14 | 14.2 | 0.5433 | 0.5512 | 0.5591 |
| E3 | - | 12 | - | - | 0.4724 | - |
| e | - | 0.5 | - | - | 0.0197 | - |
| L | 0.45 | 0.6 | 0.75 | 0.0177 | 0.0236 | 0.0295 |
| L1 | - | 1 | - | - | 0.0394 | - |
| K | 0.0° | 3.5° | 7.0° | 0.0° | 3.5° | 7.0° |
| ccc | 0.08 | | | 0.0031 | | |

1. Values in inches are converted from mm and rounded to 4 decimal digits.

##### Figure 56. LQFP100 recommended footprint

75

51

76

0.5

50

0.3

16.7 14.3

100

26

1.2

1

25

12.3

16.7

AI14906C

* 1. Dimensions are in millimeters.

**Device marking**

##### Figure 57. Example of LQPF100 marking (top view)



3URGXFW LGHQWLILFDWLRQ(1)

2SWLRQDO JDWH PDUN

5HYLVLRQ FRGH

'DWH FRGH

< ::

3LQ 1 LQGHQWLILHU

06Y3616491

9(76 $

(632)111

1. Parts marked as “ES”, “E” or accompanied by an Engineering Sample notification letter, are not yet qualified and therefore not yet ready to be used in production and any consequences deriving from such usage will not be at ST charge. In no event, ST will be liable for any customer usage of these engineering samples in production. ST Quality has to be contacted prior to any decision to use these Engineering samples to run qualification activity.

### UFBGA100, 7 x 7 mm, 0.5 mm pitch package

##### Figure 58. UFBGA100, 7 x 7 mm, 0.50 mm pitch, ultra fine pitch ball grid array package outline



= 6HDWLQJ SODQH


$4

$3 $2

$

0

|  |  |  |
| --- | --- | --- |
|  | GGG | = |



(1

H

)

$1 $

$1 EDOO LGHQWLILHU

$1 EDOO LQGH[ DUHD

;

(

)

'1

'

H

<

12

1

%27720 9,(:

E (100 EDOOV)

 HHH 0 = < ;

 III 0 =

723 9,(:

$0&2B0(B94

* + - 1. Drawing is not to scale.

##### Table 84. UFBGA100, 7 x 7 mm, 0.50 mm pitch, ultra fine pitch ball grid array package mechanical data

|  |  |  |  |  |  |  |
| --- | --- | --- | --- | --- | --- | --- |
| **Symbol** | **millimeters** | | | **inches(1)** | | |
| **Min.** | **Typ.** | **Max.** | **Min.** | **Typ.** | **Max.** |
| A | 0.460 | 0.530 | 0.600 | 0.0181 | 0.0209 | 0.0236 |
| A1 | 0.050 | 0.080 | 0.110 | 0.0020 | 0.0031 | 0.0043 |
| A2 | 0.400 | 0.450 | 0.500 | 0.0157 | 0.0177 | 0.0197 |
| A3 | - | 0.130 | - | - | 0.0051 | - |
| A4 | 0.270 | 0.320 | 0.370 | 0.0106 | 0.0126 | 0.0146 |
| b | 0.200 | 0.250 | 0.300 | 0.0079 | 0.0098 | 0.0118 |
| D | 6.950 | 7.000 | 7.050 | 0.2736 | 0.2756 | 0.2776 |
| D1 | 5.450 | 5.500 | 5.550 | 0.2146 | 0.2165 | 0.2185 |
| E | 6.950 | 7.000 | 7.050 | 0.2736 | 0.2756 | 0.2776 |
| E1 | 5.450 | 5.500 | 5.550 | 0.2146 | 0.2165 | 0.2185 |
| e | - | 0.500 | - | - | 0.0197 | - |
| F | 0.700 | 0.750 | 0.800 | 0.0276 | 0.0295 | 0.0315 |

**Table 84. UFBGA100, 7 x 7 mm, 0.50 mm pitch, ultra fine pitch ball grid array package mechanical data (continued)**

|  |  |  |  |  |  |  |
| --- | --- | --- | --- | --- | --- | --- |
| **Symbol** | **millimeters** | | | **inches(1)** | | |
| **Min.** | **Typ.** | **Max.** | **Min.** | **Typ.** | **Max.** |
| ddd | - | - | 0.100 | - | - | 0.0039 |
| eee | - | - | 0.150 | - | - | 0.0059 |
| fff | - | - | 0.050 | - | - | 0.0020 |

1. Values in inches are converted from mm and rounded to 4 decimal digits.

##### Figure 59. Recommended PCB design rules for pads (0.5 mm-pitch BGA)

DL15495

'SDG 'VP

|  |  |
| --- | --- |
| 3LWFK | 0.5 PP |
| ' SDG | 0.27 PP |
| 'VP | 0.35 PP W\S (GHSHQGV RQ WKH VROGHUPDVN UHJLVWUDWLRQ WROHUDQFH) |
| 6ROGHU SDVWH | 0.27 PP DSHUWXUH GLDPHWHU |

1. Non solder mask defined (NSMD) pads are recommended.
2. 4 to 6 mils solder paste screen printing process.

**Device marking**

##### Figure 60. Example of UFBGA100 marking (top view)

3URGXFW LGHQWLILFDWLRQ(1)

'DWH FRGH

< ::

%DOO 1 LQGHQWLILHU

5HYLVLRQ FRGH

5

06Y3616591



1119(,6

(632)

1. Parts marked as “ES”, “E” or accompanied by an Engineering Sample notification letter, are not yet qualified and therefore not yet ready to be used in production and any consequences deriving from such usage will not be at ST charge. In no event, ST will be liable for any customer usage of these engineering samples in production. ST Quality has to be contacted prior to any decision to use these Engineering samples to run qualification activity.

## Thermal characteristics

The maximum chip junction temperature (TJmax) must never exceed the values given in

*Table 14: General operating conditions on page 60*.

The maximum chip-junction temperature, TJ max., in degrees Celsius, may be calculated using the following equation:

TJ max = TA max + (PD max x JA) Where:

* TA max is the maximum ambient temperature in °C,
* JA is the package junction-to-ambient thermal resistance, in C/W,
* PD max is the sum of PINT max and PI/O max (PD max = PINT max + PI/Omax),
* PINT max is the product of IDD and VDD, expressed in Watts. This is the maximum chip internal power.

PI/O max represents the maximum power dissipation on output pins where: PI/O max =  (VOL × IOL) + ((VDD – VOH) × IOH),

taking into account the actual VOL / IOL and VOH / IOH of the I/Os at low and high level in the application.

### Reference document

JESD51-2 Integrated Circuits Thermal Test Method Environment Conditions - Natural Convection (Still Air). Available from [www.jedec.org.](http://www.jedec.org/)

# Part numbering

##### Table 85. Ordering information scheme

Example: STM32 F 411 C E Y 6 TR

6 = Industrial temperature range, –40 to 85 °C

Packing

**Device family**

F = General-purpose

Device subfamily

STM32 = ARM®-based 32-bit microcontroller

**Product type**

411 = 411 family

Pin count

C = 48/49 pins R = 64 pins

V = 100 pins

**Flash memory size**

C = 256 Kbytes of Flash memory

E = 512 Kbytes of Flash memory

**Package**

H = UFBGA T = LQFP

U = UFQFPN

Y = WLCSP

**Temperature range**

TR = tape and reel

No character = tray or tube

**Table 86. Device order codes**

|  |  |
| --- | --- |
| **Reference** | **Order codes** |
| STM32F411xC | STM32F411CCY6, STM32F411RCT6, STM32F411VCT6, STM32F411CCU6, STM32F411VCH6 |
| STM32F411xE | STM32F411CEY6, STM32F411RET6, STM32F411VET6, STM32F411CEU6, STM32F411VEH6 |

# Appendix A Recommendations when using the internal reset OFF

When the internal reset is OFF, the following integrated features are no longer supported:

* The integrated power-on-reset (POR)/power-down reset (PDR) circuitry is disabled.
* The brownout reset (BRO) circuitry must be disabled. By default BOR is OFF.
* The embedded programmable voltage detector (PVD) is disabled.
* VBAT functionality is no more available and VBAT pin should be connected to VDD.

## Operating conditions

##### Table 87. Limitations depending on the operating power supply range

|  |  |  |  |  |  |
| --- | --- | --- | --- | --- | --- |
| **Operating power supply range** | **ADC**  **operation** | **Maximum Flash memory access frequency with no wait state (fFlashmax)** | **Maximum Flash memory access frequency**  **with no wait states(1) (2)** | **I/O operation** | **Possible Flash memory operations** |
| VDD = 1.7 to 2.1 V(3) | Conversion time up to  1.2 Msps | 20 MHz(4) | 100 MHz with  6 wait states | No I/O compensation | 8-bit erase and program operations only |

* + 1. Applicable only when the code is executed from Flash memory. When the code is executed from RAM, no wait state is required.
    2. Thanks to the ART accelerator and the 128-bit Flash memory, the number of wait states given here does not impact the execution speed from Flash memory since the ART accelerator allows to achieve a performance equivalent to 0 wait state program execution.
    3. VDD/VDDA minimum value of 1.7 V, with the use of an external power supply supervisor (refer to

[*Section 3.15.1: Internal reset ON*](#_bookmark32)).

* + 1. Prefetch is not available. Refer to AN3430 application note for details on how to adjust performance and power.

# Appendix B Application block diagrams

## USB OTG Full Speed (FS) interface solutions

##### Figure 61. USB controller configured as peripheral-only and used in Full-Speed mode

9''

5 9 WR 9''

9ROWDJH UHJXODWRU (1)

67032)411[&[(

9%86

'0

26&B,1

3$11

26&B287

3$12 '3

966

063553891

86% 6WG-% FRQQHFWRU

* + 1. The external voltage regulator is only needed when building a VBUS powered device.

##### Figure 62. USB controller configured as host-only and used in Full-Speed mode

9''

\*3,2

\*3,2+,54 67032)411[&[(

(1

2YHUFXUUHQW

&XUUHQW OLPLWHU 5 9 3RZHU

SRZHU VZLWFK(1)

9%86

26&B,1

3$11 '0

3$12

'3

26&B287

966

063553991

86% 6WG-$ FRQQHFWRU

1. The current limiter is required only if the application has to support a VBUS powered device. A basic power switch can be used if 5V are available on the application board.

##### Figure 63. USB controller configured in dual mode and used in Full-Speed mode

9''

5 9 WR 9'' YROWDJH UHJXODWRU (1)

9''

\*3,2

(1

\*3,2+,54

67032)411[&[(

2YHUFXUUHQW

&XUUHQW OLPLWHU 59 SRZHU

SRZHU VZLWFK(2)

3$9

9%86

3$11 '0

26&B,1

26&B287

3$12

3$10

'3

,'(3)

966

063554091

1. The external voltage regulator is only needed when building a VBUS powered device.

86%QLFUR-$% FRQQHFWRU

1. The current limiter is required only if the application has to support a VBUS powered device. A basic power switch can be used if 5 V are available on the application board.
2. The ID pin is required in dual role only.

## Sensor Hub application example

**Figure 64. Sensor Hub application example**



$FFHOHURPHWHU

\*\URVFRSH

0DJQHWRPHWHU

**67032)411[(**

**48- DQG 49-SLQ SDFNDJH**

15[ \*3,2

\*3,2

3%6/3%10/3$8 6&/

3%7/3%9/3%4 6'$

3%13 6/.

3%15 '$7$

,2&

3UHVVXUH

,26

$PELHQW OLJKW

10N

%2270

3UR[LPLW\

9''

3$9 7;

3$10 5;

3$4 166

8$57

0LFUR

3'521

6:',2 3$13

-7$\* 6:&/. 3$14

6:2

3%3

1567

3$5 6&. 63,

3$6

0,62

+267

3$7 026,

26& 32N 3&14

3$1/3$3 $'& 7HPSHUDWXUH/+XPLGLW\

3&15

8S WR 10 $'& LQSXWV SRVVLEOH IRU WKH 48 DQG 49 SLQV SDFNDJH

063554891

## Batch Acquisition Mode (BAM) example

Data is transferred through the DMA from interfaces into the internal SRAM while the rest of the MCU is set in low power mode.

* Code execution from RAM before switching off the Flash.
* Flash is set in power down and flash interface (ART™ accelerator) clock is stopped.
* The clocks are enabled only for the required interfaces.
* MCU core is set in sleep mode (core clock stopped waiting for interrupt).
* Only the needed DMA channels are enabled and running.

**Figure 65. Batch Acquisition Mode (BAM) example**

$FFHOHURPHWHU

\*\URVFRSH

0DJQHWRPHWHU

**67032)411[(**

**48- DQG 49-SLQ SDFNDJH**

3%6/3%10/3$8 6&/

3%7/3%9/3%4 6'$

,2&

3UHVVXUH

15[ \*3,2

\*3,2

3%13 6/.

3%15 '$7$

$PELHQW OLJKW

,26

10N

%2270

3UR[LPLW\

9''

512 N% )ODVK

$57

3$9 7;

3$10 5;

3$4 166

8$57

0LFUR

3'521

6:',2 3$13

-7$\* 6:&/. 3$14

6:2

5[ 63, RU

5[ ,26

(2[ IXOO GXSOH[)

3$5

6&.

3%3

63,

1567

3$6 0,62

3$7 026,

+267

26& 32N

3&14

'0$

3&15

3$1/3$3 $'& 7HPSHUDWXUH/+XPLGLW\

8S WR 10 $'& LQSXWV SRVVLEOH IRU WKH 48 DQG 49 SLQV SDFNDJH

-FHFOE:

-PX-QPXFS QBSU

"DUJWF QBSU

063554991



1[ 12-ELW $'&

10 FKDQQHOV/2 0VSV

128 N% 65$0

&257(; 04

&38 + 038

+ )38

100 0+]

3[ ,2&

# Revision history

##### Table 88. Document revision history

|  |  |  |
| --- | --- | --- |
| **Date** | **Revision** | **Changes** |
| 19-Jun-2014 | 1 | Initial release. |
| 10-Sep-2014 | 2 | Introduced the BAM feature in [*Features*](#_bookmark0), [*Section 2: Description*](#_bookmark4)., and  [*Section 3.3: Batch Acquisition mode (BAM)*](#_bookmark14).  Updated [*Section 3.5: Embedded Flash memory*](#_bookmark17), [*Section 3.14: Power*](#_bookmark28)[*supply schemes*](#_bookmark28) and [*Section 3.18: Low-power modes*](#_bookmark46), [*Section 3.20.2:*](#_bookmark52)[*General-purpose timers (TIMx)*](#_bookmark52) and [*Section 3.30: Temperature sensor*](#_bookmark68).  Modified [*Table 8: STM32F411xC/xE pin definitions*](#_bookmark79), [*Table 9: Alternate*](#_bookmark81)[*function mapping*](#_bookmark81) and APB2 in [*Table 10: STM32F411xC/xE register*](#_bookmark85)[*boundary addresses*](#_bookmark85).  Modified [*Table 34: Low-power mode wakeup timings(1)*](#_bookmark170), [*Table 20:*](#_bookmark123)[*Typical and maximum current consumption, code with data processing*](#_bookmark123)[*(ART accelerator disabled) running from SRAM - VDD = 1.7 V*](#_bookmark123),  [*Table 21: Typical and maximum current consumption, code with data processing (ART accelerator disabled) running from SRAM - VDD =*](#_bookmark128)  [*3.6 V*](#_bookmark128), [*Table 25: Typical and maximum current consumption in run*](#_bookmark142)[*mode, code with data processing (ART accelerator enabled with*](#_bookmark142)[*prefetch) running from Flash memory - VDD = 3.6 V*](#_bookmark142), [*Table 26: Typical*](#_bookmark146)[*and maximum current consumption in Sleep mode - VDD = 3.6 V*](#_bookmark146) and [*Table 58: I2C characteristics*](#_bookmark231) and [*Figure 33: I2C bus AC waveforms and*](#_bookmark234)[*measurement circuit*](#_bookmark234).  Added [*Figure 21: Low-power mode wakeup*](#_bookmark168), [*Section Appendix A:*](#_bookmark320)[*Recommendations when using the internal reset OFF*](#_bookmark320) and [*Section Appendix B: Application block diagrams*](#_bookmark324). |

**Table 88. Document revision history**

|  |  |  |
| --- | --- | --- |
| **Date** | **Revision** | **Changes** |
| 27-Nov-2014 | 3 | Changed datasheet status to Production Data.  Updated [*Table 31: Typical and maximum current consumptions in VBAT*](#_bookmark158)[*mode*](#_bookmark158).  [*Section : On-chip peripheral current consumption*](#_bookmark161): changed HCLK frequency and updated DMA1 and DMA2 current consumption in [*Table 33: Peripheral current consumption*](#_bookmark163).  Updated [*Table 55: I/O AC characteristics*](#_bookmark221).  Updated THD in [*Table 69: ADC dynamic accuracy at fADC = 18 MHz -*](#_bookmark254)[*limited test conditions*](#_bookmark254) and [*Table 70: ADC dynamic accuracy at fADC =*](#_bookmark256)[*36 MHz - limited test conditions*](#_bookmark256).  Updated [*Table 55: I/O AC characteristics*](#_bookmark221).  Updated [*Figure 46: WLCSP49 wafer level chip scale package outline*](#_bookmark281)and [*Figure 48: Example of WLCSP49 marking (top view)*](#_bookmark288). Added [*Figure 47: WLCSP49 0.4 mm pitch wafer level chip scale recommended*](#_bookmark284)[*footprint*](#_bookmark284) and [*Table 80: WLCSP49 recommended PCB design rules*](#_bookmark286)[*(0.4 mm pitch)*](#_bookmark286).  Updated [*Figure 51: Example of UFQFPN48 marking (top view)*](#_bookmark294),  [*Figure 54: Example of LQFP64 marking (top view)*](#_bookmark300), [*Figure 57: Example*](#_bookmark306)[*of LQPF100 marking (top view)*](#_bookmark306), and [*Figure 58: UFBGA100, 7 x 7 mm,*](#_bookmark309)  [*0.50 mm pitch, ultra fine pitch ball grid array package outline*](#_bookmark309). |
| 04-Feb-2015 | 4 | Added VPP alternate function for BOOT0 in [*Table 8: STM32F411xC/xE*](#_bookmark79)[*pin definitions*](#_bookmark79).  Added TC inputs in [*Table 11: Voltage characteristics*](#_bookmark102), [*Table 12: Current*](#_bookmark104)[*characteristics*](#_bookmark104), [*Table 14: General operating conditions*](#_bookmark110), [*Table 53: I/O*](#_bookmark211)[*static characteristics*](#_bookmark211) and [*Figure 30: FT/TC I/O input characteristics*](#_bookmark216).  Updated VESD(CDM) in [*Table 50: ESD absolute maximum ratings*](#_bookmark205).  A3 minimum and maximum values removed in [*Table 84: UFBGA100, 7*](#_bookmark311)[*x 7 mm, 0.50 mm pitch, ultra fine pitch ball grid array package*](#_bookmark311)[*mechanical data*](#_bookmark311). |

**IMPORTANT NOTICE – PLEASE READ CAREFULLY**

STMicroelectronics NV and its subsidiaries (“ST”) reserve the right to make changes, corrections, enhancements, modifications, and improvements to ST products and/or to this document at any time without notice. Purchasers should obtain the latest relevant information on ST products before placing orders. ST products are sold pursuant to ST’s terms and conditions of sale in place at the time of order acknowledgement.

Purchasers are solely responsible for the choice, selection, and use of ST products and ST assumes no liability for application assistance or the design of Purchasers’ products.

No license, express or implied, to any intellectual property right is granted by ST herein.

Resale of ST products with provisions different from the information set forth herein shall void any warranty granted by ST for such product.

ST and the ST logo are trademarks of ST. All other product or service names are the property of their respective owners.

Information in this document supersedes and replaces information previously supplied in any prior versions of this document.

© 2015 STMicroelectronics – All rights reserved