

This is because the **Control Unit.dig** is deleted and excluded from the folder. This file is what you have to create from scratch, and plug in to this area.

2. The **Test Cases** that you need to use to verify the correctness of your design. They are embedded in the file **Full Picture v1.dig**.
3. The computer description in **Chapter 5** of the textbook.

Expected Project Deliverables

1. A running circuit (**.dig**) file in simulatable form, including the Test Cases running successfully.
2. A written project document covering the following details:
 - Design assumptions
 - Design approach
 - Solution Block Diagram
 - Summary of results
 - Lessons learned




Figure 1: The Datapath and Control Unit

Suggested Approach and Block Diagram

The overall solution approach should follow Figure 1. The design should be composed of a Control Unit and a Data Path, with signals in between.




Figure 2: General approach to design




Figure 3: Inputs and outputs of the Control Unit

Assumptions/Facts

- The **Sequence Counter (SC)** is inside the Control Unit.
- The **AL_{OP}** control signal to be produced by the Control Unit is a 7-bit signal that describes the operation to be performed by the **Adder and Logic Circuit**. Its format is as follows:




Figure 4: The format of the AL-OP signal

You should ensure that at a given time, only 1 bit of the **AL-OP** should be **1** and the rest **0**. Otherwise, the **Adder and Logic Circuit** may be confused on what operation to perform.

- Interpret the **Control Unit** output signal names as follows:
 - REG_{LD}**: Parallel Load input of the particular register REG
 - REG_{INC}**: Increment input of the register
 - REG_{CLR}**: Clear input of the register
- Some status bits are implemented as **JK Flip Flops**. In such cases, there are two control signals produced for the **J** and **K** inputs of the Flip Flop. Example: **R_J**, **R_K**, **E_J**, **E_K**.

Test Cases

There are one or more test cases per each computer instruction. In the case of **Memory Reference** instructions, the **Direct** and **Indirect** address cases are tested separately. For **SKIP** type of instructions, there are two test cases, one for the **THEN** scenario, and one for the **ELSE** scenario.




Figure 5: Test Cases

Test result		
File View		
<div> <div>✓ SZA-NoSkip passed</div> <div>✓ SZA-Skip passed</div> <div>✓ SZE-NoSkip passed</div> <div>✓ SZE-Skip passed</div> </div>		
<div> <div>✓ SPA-Skip passed</div> <div>✓ STA_DIRECT passed</div> <div>✓ STA_INDIRECT passed</div> </div>		
<div> <div>✓ SKO_NOSKIP passed</div> <div>✓ SKO_SKIP passed</div> <div>✓ SNA-NoSkip passed</div> <div>✓ SNA-Skip passed</div> <div>✓ SPA-NoSkip passed</div> </div>		
<div> <div>✓ LDA_DIRECT passed</div> <div>✓ LDA_INDIRECT passed</div> <div>✓ OUT passed</div> <div>✓ SKI_NOSKIP passed</div> <div>✓ SKI_SKIP passed</div> </div>		
<div> <div>✓ ISZ_INDIRECT-NOSKIP passed</div> <div>✓ ISZ_INDIRECT-SKIP passed</div> <div>Interrupt Service Routine passed</div> </div>		
<div> <div>✓ INP passed</div> <div>✓ IOF passed</div> <div>✓ ION passed</div> <div>✓ ISZ_DIRECT-NOSKIP passed</div> <div>✓ ISZ_DIRECT-SKIP passed</div> </div>		
<div> <div>✓ CIR passed</div> <div>✓ CLA passed</div> <div>✓ CLE passed</div> <div>✓ CMA passed</div> <div>✓ CME passed</div> <div>✓ HLT passed</div> <div>✓ INC passed</div> </div>		
<div> <div>✓ BSA_DIRECT passed</div> <div>✓ BSA_INDIRECT passed</div> <div>✓ BUN_DIRECT passed</div> <div>✓ BUN_INDIRECT passed</div> <div>✓ CIL passed</div> </div>		
<div> <div>✓ ADD_DIRECT passed</div> <div>✓ ADD_INDIRECT passed</div> <div>✓ AND_DIRECT passed</div> <div>✓ AND_INDIRECT passed</div> </div>		
	CLK	AC
L7	0	0x64
L8;n=0	0	0x64
L8;n=1	0	0x64
L8;n=2	0	0x64
L8;n=3	0	0x64
L8;n=4	0	0x64
L8;n=5	0	0x67
L9	0	0x67

Figure 6: Test case execution results

Example Test Case 1

TEST CASE: CMA

	CLK	AC
init S=1; #Start computer		
init AC=0xF0F0; #Prepare AC		
program(0x7200) #CMA register instruction		
repeat(4)	C	X
	0	0x0F0F

1. Initialize the **S** flag and the **AC** register
2. The **RAM** should contain the instruction to be tested (**CMA**) at address 0.
3. Give the computer **4 Clock cycles** for the instruction to execute:
 T_0, T_1, T_2 : Fetch and decode
 T_3 : Execute the **CMA** instruction
4. Observe the expected result in the **AC** register

Example Test Case 2

TEST CASE: **AND_{INDIRECT} 0x002**

CLK	AC
init S=1; #Start computer	
init AC=0x6363; #Prepare AC	
program(0x8002, 0, 3, 0x0F0F) #AND MEM[MEM[2]] to AC	
0	0x6363
repeat(6) C	X
0	0x0303

1. Initialize the **S** flag and the **AC** register
2. The **RAM** should contain the instruction to be tested (**AND_{INDIRECT} 2**) at address 0. Note that we set **M[2] = 3**. This means the real operand is in **M[3]**, which we set as **0x0F0F**
3. Before any Clock cycles, make sure AC contains desired initial value.
4. Give the computer **6 Clock cycles** for the instruction to execute:
 T₀, T₁, T₂: Fetch and decode
 T₃: **AR <- M[AR]** to fetch the indirect operand
 T₄, T₅: Execute instruction (see page 146 in textbook)
5. Observe the expected result in the **AC** register

Example Test Case 3

TEST CASE: **BSA 0x005**

CLK	PC	AC
init S=1; #Start computer		
init AC=0;		
# 0 1 2 3 4 5 6 7		
program(0x5005, 0x7020, 0x0000, 0x000, 0x0000, 0x0000, 0x7200, 0xC005) #Save PC to address 5 and continue execution from 6, then indirect return instruction at 7.		
repeat(6) C	X	X
	0	6
repeat(4) C	X	X
	0	7
repeat(5) C	X	X
	0	1
repeat(4) C	X	X
	0	2

1. Instruction **BSA 0x005**
2. **PC** will be saved here
3. This is the subroutine body. It ends with instruction **BUN_{INDIRECT} 0x005** located at **M[7]**
4. After returning from the subroutine, program execution continues from this address.

Project Evaluation

As we did in Digital Design I, the evaluation of your project deliverables and results will be in the form of a 1-to-1 15-minute interview. During the interview, you will be expected to explain your approach, demonstrate working results and answer any questions.

Evaluation Criteria

Full Score

1. Student fluently demonstrates a working simulation that meets all the test cases embedded in the provided model.
2. Student can answer all the questions on the design approach, progression and implementation details.
3. The design is unique and not copied from another student.
4. Design report is available.
5. Project was submitted before deadline.

Half Score

1. Student demonstrates a working simulation that realizes a basic subset of the test cases provided.
2. Student can answer all the questions on the design approach and details, including the problems that caused the design to be incomplete.
3. The design is unique and not copied from another student.
4. Project was submitted before deadline.

Lower Score

1. There is no end-to-end test case working, however subsets of the block diagram can be demonstrated to work.
2. Student can answer all the questions on the design approach and details, including the problems that caused the design to be incomplete.
3. The design is unique and not copied from another student.
4. Project was submitted before deadline.

Zero

ZERO SCORE DETECTOR

