

Multiplier and Pipeline

Combinational Multiplier (unsigned)



Performance of Combinational Circuits




For combinational logic:

$$L = t_{PD},$$


$$T = 1/t_{PD}.$$

We can't get the answer faster, but are we making effective use of our hardware at all times?




F & G are "idle", just holding their outputs stable while H performs its computation

Pipeline diagrams



The results associated with a particular set of input data moves diagonally through the diagram, progressing through one pipeline stage each clock cycle.

Retiming Combinational Circuits aka "Pipelining"



Assuming ideal registers:
i.e.,
$$t_{PD} = 0$$
, $t_{SETUP} = 0$


$$t_{CLK} = 25$$

$$L = 2*t_{CLK} = 50$$

$$T = 1/t_{CLK} = 1/25$$

L = 45 T = 1/45

Increasing Throughput: Pipelining



Throughput = $1/4t_{PD,FA}$ instead of $1/8t_{PD,FA}$)

Multiplication in Verilog

You can use the "*" operator to multiply two numbers:

```
wire [9:0] a,b;
wire [19:0] result = a*b; // unsigned multiplication!
```

If you want Verilog to treat your operands as signed two's complement numbers, add the keyword signed to your wire or reg declaration:

```
wire signed [9:0] a,b;
wire signed [19:0] result = a*b; // signed multiplication!
```

Remember: unlike addition and subtraction, you need different circuitry if your multiplication operands are signed vs. unsigned. Same is true of the >>> (arithmetic right shift) operator. To get signed operations all operands must be signed.

