
Finite State Machine

Dongjun Lee

State Machines

- States are given names inside the bubbles
- Transitions between states are indicated by arcs
- Conditions for taking the arc given by a logic equation
- Outputs asserted in states are given by a list beside the state




State Encoding


- State encoding done with parameters

```
// State definitions and registers
parameter IDLE = 2'b00;
parameter BBUSY = 2'b01;
parameter WAIT = 2'b10;
parameter BFREE = 2'b11;
```


Next State Decoder - Combinational logic



```
53 always @* begin
                                                              79
54 ₪
        case (state)
                                                              80 ₪
            IDLE: begin
                                                              81 ₪
560
                if (req == 1'b1)
                                                              82
57
                    nxt state = BBUSY;
                                                              83
58
                else
                                                              84 白
59 白
                     nxt state = IDLE;
                                                              85 白
60 △
            end // end IDLE
61
                                                              86
62 ₪
            BBUSY: begin
                                                              87
63 €
                if (done == 1'b0)
                                                              88
64
                    nxt state = BBUSY;
                                                              89 €
65 ₽
                else if (done == 1'b1 && dly == 1'b1)
                                                              90
66
                     nxt state = WAIT;
                                                              910
                                                                       end // end
67 €
                else if (done == 1'b1 && dly == 1'b0)
                                                              92 :
68
                     nxt state = BFREE;
69
                else
70 €
                     nxt state = BBUSY;
710
            end // end BBUSY
72
73 🛡
            WAIT: begin
                                                                  gnt= O BFREE
74 €
                 if (dly == 1'b0)
75
                     nxt state = BFREE;
76
                  else
770
                    nxt state = WAIT;
78 €
            end // end WAIT
```



State Register



- State Register is implemented with a sequential logic
- Inferring rising edge triggered D-FFs to hold arbiter present state
- Asynchronous reset, active low
- Transitions between states occur only at the clock edge.

```
always @(posedge clk or negedge rst_n) begin

if (!rst_n)

state <= IDLE; //at reset, go to idle state


else

state <= nxt_state; //otherwise, go to the next state


500 end // end

51
```

Output Logic - Combinational Logic



```
94 □ always @* begin
 95 €
         case (state)
 960
             IDLE: begin
 97
                 qnt = 1'b0;
 980
             end // end IDLE
 99
100 ₪
             BBUSY: begin
101
                 qnt = 1'b1;
1020
             end // end BBUSY
103
1040
             WAIT: begin
105
                qnt = 1'b1;
106白
             end // end WAIT
107
108 ₪
             BFREE: begin
109
                 qnt = 1'b0;
1100
             end // end BFREE
111
112
             default: gnt = 1'b0;
113
1140
         endcase
115⊖ end
```



Output

