


Finite State Machine

Dongjun Lee

State Machines

- States are given names inside the bubbles
- Transitions between states are indicated by arcs
- Conditions for taking the arc given by a logic equation
- Outputs asserted in states are given by a list beside the state




State Encoding

- State encoding done with parameters

```
35 // State definitions and registers
36 parameter IDLE = 2'b00;
37 parameter BBUSY = 2'b01;
38 parameter WAIT = 2'b10;
39 parameter BFREE = 2'b11;
40
```

Next State Decoder - Combinational logic



```


53 always @* begin
54     case (state)
55     IDLE: begin
56         if (req == 1'b1)
57             nxt_state = BBUSY;
58         else
59             nxt_state = IDLE;
60     end // end IDLE
61
62     BBUSY: begin
63         if (done == 1'b0)
64             nxt_state = BBUSY;
65         else if (done == 1'b1 && dly == 1'b1)
66             nxt_state = WAIT;
67         else if (done == 1'b1 && dly == 1'b0)
68             nxt_state = BFREE;
69         else
70             nxt_state = BBUSY;
71     end // end BBUSY
72
73     WAIT: begin
74         if (dly == 1'b0)
75             nxt_state = BFREE;
76         else
77             nxt_state = WAIT;
78     end // end WAIT

```


```

79
80 BFREE: begin
81     if (req == 1'b1)
82         nxt_state = BBUSY;
83     else
84         nxt_state = IDLE;
85 end // end BFREE
86
87 default: nxt_state = IDLE;
88
89 endcase // end case
90
91 end // end
92

```




State Register



- State Register is implemented with a sequential logic
- Inferring rising edge triggered D-FFs to hold arbiter present state
- Asynchronous reset, active low
- Transitions between states occur only at the clock edge.


```
45 always @(posedge clk or negedge rst_n) begin
46     if (!rst_n)
47         state <= IDLE;           //at reset, go to idle state
48     else
49         state <= nxt_state;      //otherwise, go to the next state
50 end // end
51
```

Output Logic - Combinational Logic



```

94 always @* begin
95     case(state)
96     IDLE: begin
97         gnt = 1'b0;
98     end // end IDLE
99
100    BBUSY: begin
101        gnt = 1'b1;
102    end // end BBUSY
103
104    WAIT: begin
105        gnt = 1'b1;
106    end // end WAIT
107
108    BFREE: begin
109        gnt = 1'b0;
110    end // end BFREE
111
112    default: gnt = 1'b0;
113
114 endcase
115 end
    
```



Output

