



# Multiplier and Pipeline

## Combinational Multiplier (unsigned)



<u>x</u>	<u>y</u>	<u>z = x &amp; y</u>
0	*	0 = 0
0	*	1 = 0
1	*	0 = 0
1	*	1 = 1


# Performance of Combinational Circuits



For combinational logic:


$$L = t_{PD},$$
$$T = 1/t_{PD}.$$

We can't get the answer faster, but are we making effective use of our hardware at all times?




F & G are "idle", just holding their outputs stable while H performs its computation

# Pipeline diagrams



The results associated with a particular set of input data moves *diagonally* through the diagram, progressing through one pipeline stage each clock cycle.

# Retiming Combinational Circuits aka "Pipelining"




$$L = 45$$
$$T = 1/45$$

Assuming ideal registers:  
i.e.,  $t_{PD} = 0$ ,  $t_{SETUP} = 0$

$$\rightarrow t_{CLK} = 25$$
$$L = 2 * t_{CLK} = 50$$
$$T = 1/t_{CLK} = 1/25$$

# Increasing Throughput: Pipelining

Idea: split processing across several clock cycles by dividing circuit into pipeline stages separated by registers that hold values passing from one stage to the next.



$$\text{Throughput} = 1/4t_{PD,FA} \text{ instead of } 1/8t_{PD,FA})$$



# Multiplication in Verilog

You can use the "\*" operator to multiply two numbers:

```
wire [9:0] a,b;  
wire [19:0] result = a*b;    // unsigned multiplication!
```

If you want Verilog to treat your operands as signed two's complement numbers, add the keyword `signed` to your `wire` or `reg` declaration:

```
wire signed [9:0] a,b;  
wire signed [19:0] result = a*b;    // signed multiplication!
```

Remember: unlike addition and subtraction, you need different circuitry if your multiplication operands are signed vs. unsigned. Same is true of the >>> (arithmetic right shift) operator. To get signed operations all operands must be signed.

FileEditFlowToolsReportsWindowLayoutViewRunHelp

Q: Quick Access

10us

Flow NavigatorSIMULATION - Behavioral Simulation - Functional - sim\_1 - tb\_multiple\_input

PROJECT MANAGER

Settings

Add Sources

Language Templates

IP Catalog

IP INTEGRATOR

Create Block Design

Open Block Design

Generate Block Design

SIMULATION

Run Simulation

RTL ANALYSIS

Run Linter

Open Elaborated Design

SYNTHESIS

Run Synthesis

Open Synthesized Design

IMPLEMENTATION

Run Implementation

Open Implemented Design

PROGRAM AND DEBUG

Generate Bitstream

Open Hardware Manager

Objects

Protocol Instances

Scope

Sources

IP Catalog

Cores | Interfaces

Q: mult

(11 matches)

Name	AXI4	Status	License	VLNV
AXI Multi Channel Direct Memory Access	AXI4, AXI4-Stream	Production	Included	xilinx.com:ip:axi_mcdma:1.1
Digital Signal Processing				
Building Blocks				
Complex Multiplier	AXI4-Stream	Production	Included	xilinx.com:ip:cmpy:6.0
Embedded Processing				
AXI Infrastructure				
DMA				
AXI Multi Channel Direct Memory Access	AXI4, AXI4-Stream	Production	Included	xilinx.com:ip:axi_mcdma:1.1
Math Functions				
Multipliers				
Complex Multiplier	AXI4-Stream	Production	Included	xilinx.com:ip:cmpy:6.0
Multiplier		Production	Included	xilinx.com:ip:mult_gen:12.0
Video & Image Processing				
Multilayer Video Controller	AXI4	Production	Purchase	logicbricks.com:logicbricks:logicvc:0.0
Video Multi-Scaler	AXI4	Pre-Production	Included	xilinx.com:ip:v_multi_scaler:1.2

Details

Name: Multiplier

Version: 12.0 (Rev. 19)

Description: Multiplication is a fundamental DSP operation. This core allows parallel and constant-coefficient multipliers to be generated. The user can specify if DSP48 Slices, LUTs or a comb utilized.

Status: Production

License: Included

Change Log: View Change Log

Vendor: Xilinx, Inc.

Tcl Console

Messages

Log

Q

||




## Multiplier (12.0)

[Documentation](#) [IP Location](#) [Switch to Defaults](#)

IP Symbol

Information

☒ Show disabled portsComponent Name 

Basic

Output and Control

## Multiplier Type

☒ Parallel Multiplier ☐ Constant Coefficient Multiplier

## Input Options

 $P = A * B$ Data Type  Width  

Range: 2...64

Range: 2...64

Multiplier Construction Optimization Options 

Area: Optimizes the multiplier for DSP48 slice resources by splitting the multiplication between DSP48 slices and slice logic

Speed: Optimizes the multiplier for performance using as many DSP48 slices as necessary

Customize IP

Multiplier (12.0)

Documentation

IP Location

Switch to Defaults

IP Symbol

Information

Show disabled ports

CLK

A[31:0]

B[31:0]

CE

SCLR

P[63:0]

Component Name

mult\_gen\_1

Basic

Output and Control

Output Product Range

Use Custom Output Width

Output MSB

63

[0 - 127]

Output LSB

0

[0 - 63]

Output product width (max, min) = (63,0)

Use Symmetric Rounding

Pipelining and Control Signals

Pipeline Stages

1

Optimum pipeline stages: 5

Clock Enable

Selects the number of pipeline (register) stages to use in the multiplier - this is equivalent to the latency. One pipeline stage will give a registered output. Additional pipeline stages will improve performance

Synchronous Controls and Clock Enable(CE) Priority

SCLR overrides CE

OK

Cancel