

```
1  library ieee;
2  use ieee.std_logic_1164.all;
3  use ieee.numeric_std.all;
4  use ieee.std_logic_unsigned.all;
5
6  package meu_pacote is
7      component multidisp is
8          port(mclk: in std_logic;
9              sd, selout: out std_logic_vector(3 downto 0));
10     end component;
11
12     component contador is
13         generic(freq, valor: integer);
14         port(mclk, reset: in std_logic;
15             clk: out std_logic_vector(15 downto 0));
16     end component;
17
18     component bcd_decod is
19     port(result: in std_logic_vector(15 downto 0);
20         selout: in std_logic_vector(3 downto 0);
21         saida: out std_logic_vector(6 downto 0));
22     end component;
23
24     function to_bcd (bin : std_logic_vector(15 downto 0) ) return
std_logic_vector;
25 end meu_pacote;
26
27 package body meu_pacote is
28     function to_bcd ( bin : std_logic_vector(15 downto 0) ) return
std_logic_vector is
29     variable i : integer:=0;
30     variable bcd : std_logic_vector(15 downto 0) := (others => '0');
31     variable bint : std_logic_vector(15 downto 0) := bin;
32
33     begin
34     for i in 0 to 15 loop
35         bcd(15 downto 1) := bcd(14 downto 0);
36         bcd(0) := bint(15);
37         bint(15 downto 1) := bint(14 downto 0);
38         bint(0) := '0';
39
40         if(i < 15 and bcd(3 downto 0) > "0100") then
41             bcd(3 downto 0) := bcd(3 downto 0) + "0011";
42         end if;
43
44         if(i < 15 and bcd(7 downto 4) > "0100") then
45             bcd(7 downto 4) := bcd(7 downto 4) + "0011";
46         end if;
```

```
47
48     if(i < 15 and bcd(11 downto 8) > "0100") then
49         bcd(11 downto 8) := bcd(11 downto 8) + "0011";
50     end if;
51
52     if(i < 15 and bcd(15 downto 12) > "0100") then
53         bcd(15 downto 12) := bcd(15 downto 12) + "0011";
54     end if;
55 end loop;
56 return bcd;
57 end to_bcd;
58 end meu_pacote;
59
```