

```

1  library ieee;
2  use ieee.std_logic_1164.all;
3
4  entity ccto0 is
5      port(    mclk, reset: in std_logic;
6              clk: out std_logic
7          );
8  end entity;
9
10 architecture arq of ccto0 is
11     -- troca-se o M e o tempo de simulacao somente para ver a forma de onda,
12     50_000_000 = 1Hz na basys
13     constant M: integer := 50_000_000 ; --50_000_000; /2 1HZ na Basys, 100_000_000; /2
14     0.5HZ
15
16     begin
17
18         process(mclk, reset)
19             variable i: integer range 1 to M := 1;
20             variable v_clk: std_logic := '0';
21             begin
22                 if (reset = '1') then i := 1; v_clk := '0';
23                 elsif(mclk'event and mclk='1') then i := i + 1;
24                 if (i = M/4) then i := 1; v_clk := not(v_clk); --/2 = 1Hz
25                 end if;
26                 clk <= v_clk; end if;
27             end process;
28     end arq;

```