```
library IEEE;
use IEEE.STD LOGIC 1164.ALL;
use ieee.numeric std.all;
use work.meu_pacote_led.all;
entity top is
    GENERIC (N : integer := 258);
    port(mclk, reset: in std_logic;
        anodos: out std_logic_vector(3 downto 0);
        catodos: out std_logic_vector(0 to 7);
        aux4 : INOUT std_logic_vector(3 downto 0)
                                                         );
end top;
architecture Behavioral of top is
    TYPE array integer IS ARRAY (3 DOWNTO 0) of integer range 0 to 15;
    TYPE array_integer2 IS ARRAY (1 DOWNTO 0) of integer range 0 to 15;
    signal entradas: array_integer := ( 0, 0, 0, 0);
    signal s: array_integer2;
    signal clk1, clk2, clk3 : std_logic;
    signal aux3 : std_logic_vector(1 downto 0);
    signal binario : std_logic_vector(3 downto 0);
    signal ymux: integer range 0 to 15;
    signal soma: std_logic_vector(11 downto 0);
    signal numero: integer range 0 to 255;
    signal chaves: std_logic_vector(7 downto 0);
    begin
        map0 : entity work.ccto0(arg)
        port map( mclk, reset, clk3 ); --in,in,out
        map01 : entity work.contador255(arg)
        port map( clk3, reset, numero );
                                             --in,out
        chaves <= std_logic_vector(to_unsigned( numero, 8 ));</pre>
        map02 : entity work.somachaves(arq)
        port map( soma, chaves, entradas(2), entradas(1), entradas(0) );
                                                                              --in,in,out
        map1 : entity work.ccto(arq)
        generic map (N \Rightarrow N)
        port map( mclk, reset, clk1 ); --in,in,out
        map2 : entity work.ccto2(arg)
        generic map (N \Rightarrow N)
        port map( mclk, reset, clk2 ); --in,in,out
        aux3 <= clk2 & clk1 ;</pre>
            map 3: entity work.mux2x1(arq)
            port map( clk1, entradas(0), entradas(1), s(0));
            map 4: entity work.mux2x1(arg)
            port map( clk1, entradas(2), entradas(3), s(1));
            map 5: entity work.mux2x1(arg)
                                                 --mux2X1
            port map( clk2, s(0), s(1), ymux);
            map 6: entity work.dem2x4(arg)
            port map(aux3, aux4);
        binario <= std_logic_vector(to_unsigned( ymux, 4 ));</pre>
        map 7 : entity work.decod 7 seg(arg)
        port map(binario, aux4, anodos, catodos);
                                                     --entrada, entrada, saida, saida
```

```
70
71 end Behavioral;
72
73
```