

```
1  library ieee;
2  use ieee.std_logic_1164.all;
3
4  entity tb_ccto is
5  end tb_ccto;
6
7  architecture tb_arq of tb_ccto is
8      signal mclk, reset, clk,clk2 : std_logic := '0';
9      constant mclk_period : time := 100 ms;
10
11  begin
12      uut: entity work.top( Behavioral )
13      port map (mclk, reset, clk,clk2);
14
15      process begin
16          mclk <= '0'; wait for mclk_period/2;
17          mclk <= '1'; wait for mclk_period/2;
18      end process;
19  end;
```