```
library ieee;
   use ieee.std logic 1164.all;
   entity ccto is
       port( mclk, reset: in std logic;
                          clk: out std logic);
   end entity;
   architecture arg of ccto is
   constant N: integer := 50_000_000;
   begin
     process(mclk, reset)
         variable i: integer range 1 to N := 1;
          variable v clk: std logic := '0';
      begin
         if (reset = '1') then i := 1; v_clk := '0';
           elsif(mclk'event and mclk='1') then i := i + 1;
           if (i = N/2) then i := 1; v \ clk := not(v \ clk);
           end if;
           clk <= v clk;
         end if;
   end process;
24 end arg;
```