```
library IEEE;
use IEEE.STD LOGIC 1164.ALL;
use ieee.numeric std.all;
use work.meu pacote led.all;
entity top is
    GENERIC (N : integer := 258);
    port(mclk, reset: in std logic;
        chaves: in std_logic_vector(7 downto 0);
        anodos: out std logic vector(3 downto 0);
        catodos: out std_logic_vector(0 to 7);
        aux4 : INOUT std logic vector(3 downto 0)
                                                         );
end top;
architecture Behavioral of top is
    TYPE array integer IS ARRAY (3 DOWNTO 0) of integer range 0 to 15;
    TYPE array integer IS ARRAY (1 DOWNTO 0) of integer range 0 to 15;
    signal entradas: array_integer := ( 0, 0, 0, 0);
    signal s: array integer2;
    signal clk1, clk2 : std_logic;
    signal aux3 : std logic vector(1 downto 0);
    signal binario : std logic vector(3 downto 0);
    signal ymux: integer range 0 to 15;
    signal soma: std logic vector(11 downto 0);
    begin
        map0 : entity work.somachaves(arq)
        port map( soma, chaves, entradas(2), entradas(1), entradas(0) );
                                                                             --in,in,out
        map1 : entity work.ccto(arg)
        generic map (N \Rightarrow N)
        port map( mclk, reset, clk1 ); --in,in,out
        map2 : entity work.ccto2(arq)
        generic map (N => N)
        port map( mclk, reset, clk2 ); --in,in,out
        aux3 <= clk2 & clk1 ;
            map 3: entity work.mux2x1(arg)
            port map( clk1, entradas(0), entradas(1), s(0));
            map 4: entity work.mux2x1(arg)
            port map( clk1, entradas(2), entradas(3), s(1));
            map 5: entity work.mux2x1(arg)
            port map( clk2, s(0), s(1), ymux);
            map 6: entity work.dem2x4(arq)
            port map(aux3, aux4);
        binario <= std logic vector(to unsigned( ymux, 4 ));</pre>
        map 7 : entity work.decod 7 seg(arq)
        port map(binario, aux4, anodos, catodos); --entrada,entrada,saida,saida
end Behavioral;
```