

```
1  library ieee;
2  use ieee.std_logic_1164.all;
3
4  entity dem2x4 is
5
6      port(    aux3 : in std_logic_vector(1 downto 0);
7              aux4 : out std_logic_vector(3 downto 0)      );
8  end dem2x4;
9
10 architecture arq of dem2x4 is
11
12     begin
13         aux4 <= "0001" when aux3 = "00" else
14                 "0010" when aux3 = "01" else
15                 "0100" when aux3 = "10" else
16                 "1000" when aux3 = "11";
17 end arq;
```