

```

1  library ieee;
2  use ieee.std_logic_1164.all;
3
4  entity ccto is
5      port(      mclk, reset: in std_logic;
6              clk: out std_logic);
7  end entity;
8
9  architecture arq of ccto is
10     constant N: integer := 50_000_000;
11
12 begin
13     process(mclk, reset)
14         variable i: integer range 1 to N := 1;
15         variable v_clk: std_logic := '0';
16     begin
17         if (reset = '1') then i := 1; v_clk := '0';
18         elsif(mclk'event and mclk='1') then i := i + 1;
19         if (i = N/2) then i := 1; v_clk := not(v_clk);
20         end if;
21         clk <= v_clk;
22     end if;
23 end process;
24 end arq;

```