

```

1  library ieee;
2  use ieee.std_logic_1164.all;
3
4  entity somasequential is
5      generic (N : integer);
6      port(    chaves: in std_logic_vector (7 downto 0);
7              soma: out integer range 0 to 255      );
8  end entity;
9
10 architecture arq of somasequential is
11
12     process( chaves )
13
14         variable i: integer range 0 to 255 := 0;
15
16         begin
17             for j in 0 to 7 loop
18                 if (chaves(j) = '1') then i := i + 2**j;
19                 end if;
20             end loop;
21             i <= soma;
22
23         end process;
24 end arq;

```