```
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
use ieee.numeric_std.all;
use work.meu_pacote_led.all;
entity somachaves is
                soma: inout std_logic_vector(11 downto 0);
chaves: in std_logic_vector(7 downto 0);
                 saida3: out integer range 0 to 15;
                 saida2: out integer range 0 to 15;
                 saidal: out integer range 0 to 15
                                                                                    );
end somachaves;
architecture arg of somachaves is
     begin
           soma <= to bcd( chaves );</pre>
           saida3 <= to_integer(unsigned( soma(11 downto 8) ));
saida2 <= to_integer(unsigned( soma(7 downto 4) ));
saida1 <= to_integer(unsigned( soma(3 downto 0) ));</pre>
end arq;
```