```
library ieee;
use ieee.std_logic_1164.all;
entity tb_ccto is
end tb ccto;
architecture tb_arq of tb_ccto is
     signal mclk, reset : std_logic := '0';
     signal vetor bit: std logic vector (3 downto 0) ;
     constant mclk_period : time := 100 ms;
begin
uut: entity work.top( Behavioral )
    port map (mclk, reset, vetor bit);
    process begin
         mclk <= '0'; wait for mclk_period/2;
mclk <= '1'; wait for mclk_period/2;</pre>
     end process;
     reset <= '1', '0' after mclk_period/2;</pre>
end;
```