

```
1  library IEEE;
2  use IEEE.STD_LOGIC_1164.ALL;
3  use work.meu_pacote_led.all;
4
5  entity top is
6
7      --GENERIC (N : integer := 10);
8      port(    mclk, reset: in std_logic;
9              clk1, clk2: out std_logic      );
10 end top;
11
12 architecture Behavioral of top is
13
14
15     begin
16         map1 : entity work.ccto(arq)
17             port map( mclk, reset, clk1 );    --in,out
18
19         map2 : entity work.ccto2(arq)
20             port map( mclk, reset, clk2 );    --in,out
21
22     end Behavioral;
23
24
```