```
library IEEE;
use IEEE.STD LOGIC 1164.all;
package meu pacote led is
    component ccto is
            generic (N : integer);
            port(
                    mclk, reset: in std_logic;
                    clk: out std logic );
   end component;
    component ccto2 is
            generic (N : integer);
                    mclk, reset: in std logic;
            port(
                    clk: out std logic
   end component;
    component mux2x1 is
            port(
                    seletor: in std_logic;
                    entradal: in integer range 0 to 15;
                    entrada2: in integer range 0 to 15;
                    saida: out integer range 0 to 15
                                                                 );
    end component;
    component dem2x4 is
            port(
                    aux3 : in std_logic_vector(1 downto 0);
                    aux4 : out std logic vector(3 downto 0)
                                                                    );
    end component;
    component decod 7 seg is
         GENERIC (N : integer := 3);
         port(
         chaves: in std_logic_vector(3 downto 0);
         chaves_display: in std_logic_vector(3 downto 0);
         anodos: out std_logic_vector(3 downto 0);
         catodos: out std logic vector(0 to 7)
                                                        );
    end component;
end package;
```