

```

1  library IEEE;
2  use IEEE.STD_LOGIC_1164.ALL;
3  use ieee.numeric_std.all;
4  use work.meu_pacote_led.all;
5
6  entity top is
7
8      GENERIC (N : integer := 258);
9      port(mclk, reset: in std_logic;
10          anodos: out std_logic_vector(3 downto 0);
11          catodos: out std_logic_vector(0 to 7);
12          aux4 : INOUT std_logic_vector(3 downto 0)          );
13 end top;
14
15 architecture Behavioral of top is
16
17     TYPE array_integer IS ARRAY (3 DOWNT0 0) of integer range 0 to 15 ;
18     TYPE array_integer2 IS ARRAY (1 DOWNT0 0) of integer range 0 to 15 ;
19     signal entradas: array_integer := ( 0, 0, 0, 0);
20     signal s: array_integer2;
21     signal clk1, clk2, clk3 : std_logic;
22     signal aux3 : std_logic_vector(1 downto 0);
23     signal binario : std_logic_vector(3 downto 0);
24     signal ymux: integer range 0 to 15;
25     signal soma: std_logic_vector(11 downto 0);
26     signal numero: integer range 0 to 255;
27     signal chaves: std_logic_vector(7 downto 0);
28
29     begin
30
31         map0 : entity work.ccto0(arq)
32         port map( mclk, reset, clk3 ); --in,in,out
33
34         map01 : entity work.contador255(arq)
35         port map( clk3, reset, numero ); --in,out
36
37         chaves <= std_logic_vector(to_unsigned( numero, 8 ));
38
39         map02 : entity work.somachaves(arq)
40         port map( soma, chaves, entradas(2), entradas(1), entradas(0) ); --in,in,out
41
42
43         map1 : entity work.ccto(arq)
44         generic map (N => N)
45         port map( mclk, reset, clk1 ); --in,in,out
46
47         map2 : entity work.ccto2(arq)
48         generic map (N => N)
49         port map( mclk, reset, clk2 ); --in,in,out
50
51         aux3 <= clk2 & clk1 ;
52
53         map_3: entity work.mux2x1(arq) --mux2X1
54         port map( clk1, entradas(0), entradas(1), s(0));
55
56         map_4: entity work.mux2x1(arq) --mux2X1
57         port map( clk1, entradas(2), entradas(3), s(1));
58
59         map_5: entity work.mux2x1(arq) --mux2X1
60         port map( clk2, s(0), s(1), ymux);
61
62         map_6: entity work.dem2x4(arq)
63         port map(aux3, aux4);
64
65         binario <= std_logic_vector(to_unsigned( ymux, 4 ));
66
67         map_7 : entity work.decod_7_seg(arq)
68         port map(binario, aux4, anodos, catodos); --entrada,entrada,saida,saida
69

```

```
70  
71 end Behavioral;  
72  
73
```