

```

1  library IEEE;
2  use IEEE.STD_LOGIC_1164.ALL;
3  use ieee.numeric_std.all;
4  use work.meu_pacote_led.all;
5
6  entity top is
7
8      GENERIC (N : integer := 258);
9      port(mclk, reset: in std_logic;
10         chaves: in std_logic_vector(7 downto 0);
11         anodos: out std_logic_vector(3 downto 0);
12         catodos: out std_logic_vector(0 to 7);
13         aux4 : INOUT std_logic_vector(3 downto 0)           );
14 end top;
15
16 architecture Behavioral of top is
17
18     TYPE array_integer IS ARRAY (3 DOWNT0 0) of integer range 0 to 15 ;
19     TYPE array_integer2 IS ARRAY (1 DOWNT0 0) of integer range 0 to 15 ;
20     signal entradas: array_integer := ( 0, 0, 0, 0 );
21     signal s: array_integer2;
22     signal clk1, clk2 : std_logic;
23     signal aux3 : std_logic_vector(1 downto 0);
24     signal binario : std_logic_vector(3 downto 0);
25     signal ymux: integer range 0 to 15;
26     signal soma: std_logic_vector(11 downto 0);
27
28     begin
29
30         map0 : entity work.somachaves(arq)
31         port map( soma, chaves, entradas(2), entradas(1), entradas(0) );    --in,in,out
32
33         map1 : entity work.ccto(arq)
34         generic map (N => N)
35         port map( mclk, reset, clk1 ); --in,in,out
36
37         map2 : entity work.ccto2(arq)
38         generic map (N => N)
39         port map( mclk, reset, clk2 ); --in,in,out
40
41         aux3 <= clk2 & clk1 ;
42
43         map_3: entity work.mux2x1(arq)
44         port map( clk1, entradas(0), entradas(1), s(0));
45
46         map_4: entity work.mux2x1(arq)
47         port map( clk1, entradas(2), entradas(3), s(1));
48
49         map_5: entity work.mux2x1(arq)
50         port map( clk2, s(0), s(1), ymux);
51
52         map_6: entity work.dem2x4(arq)
53         port map(aux3, aux4);
54
55         binario <= std_logic_vector(to_unsigned( ymux, 4 ));
56
57         map_7 : entity work.decod_7_seg(arq)
58         port map(binario, aux4, anodos, catodos);    --entrada,entrada,saida,saida
59
60
61     end Behavioral;
62
63

```