

```

1  library IEEE;
2  use IEEE.STD_LOGIC_1164.ALL;
3  use ieee.numeric_std.all;
4  use work.meu_pacote_led.all;
5
6  entity top is
7
8      GENERIC (N : integer := 258);
9      port(mclk, reset: in std_logic;
10          anodos: out std_logic_vector(3 downto 0);
11          catodos: out std_logic_vector(0 to 7);
12          aux4 : INOUT std_logic_vector(3 downto 0)           );      -
13  end top;
14
15  architecture Behavioral of top is
16
17      TYPE array_integer IS ARRAY (3 DOWNT0 0) of integer range 0 to 15 ;
18      TYPE array_integer2 IS ARRAY (1 DOWNT0 0) of integer range 0 to 15 ;
19      signal entradas: array_integer := ( 0, 3, 8, 15);
20      signal s: array_integer2;
21      signal clk1, clk2 : std_logic;
22      signal aux3 : std_logic_vector(1 downto 0);
23      signal binario : std_logic_vector(3 downto 0);
24      signal ymux: integer range 0 to 15;
25
26
27      begin
28
29          map1 : entity work.ccto(arq)
30              generic map (N => N)
31              port map( mclk, reset,  clk1 ); --in,in,out
32
33          map2 : entity work.ccto2(arq)
34              generic map (N => N)
35              port map( mclk, reset,  clk2 ); --in,in,out
36
37          aux3 <= clk2 & clk1 ;
38
39          map_3: entity work.mux2x1(arq)
40              port map( clk1, entradas(0), entradas(1), s(0));
41
42          map_4: entity work.mux2x1(arq)
43              port map( clk1, entradas(2), entradas(3), s(1));
44
45          map_5: entity work.mux2x1(arq)
46              port map( clk2, s(0), s(1), ymux);
47
48          map_6: entity work.dem2x4(arq)
49              port map(aux3, aux4);
50
51          binario <= std_logic_vector(to_unsigned( ymux, 4 ));
52
53          map_7 : entity work.decod_7_seg(arq)
54              port map(binario, aux4, anodos, catodos);      --entrada,entrada,saida,saida
55
56      end Behavioral;
57
58
59

```