

LEC-24) Memory Management

Page No. _____
Date: 11

- * In Multi-programming environment, we have multiple process in the main memory (Ready Queue) to keep the CPU utilization high & to make computer responsive to the user.
- * To realize this increase in performance, however, we must keep several processes in the memory ; that is we must share the main memory . As a result we must manage main memory for all the different processes.

Address Space

* Logical Address

- An address generated by CPU
- The logical address is basically the address of an instruction or data used by a process.
- User can access logical address of the process.
- User has indirect access to the physical address through logical address.
- Logical address does not exist physically. Hence, aka virtual address.
- The set of all logical addresses that are generated by any program is referred to as logical Address Space.
- Range 0 to max.

* Physical Address.

- An address loaded onto the memory address register of the physical memory.
- user can never access the physical address of the program.
- The physical address is in the memory unit & IP's location the main memory physically.
- A physical address can be accessed by a user indirectly but not directly.
- The set of all physical address can be accessed by a user indirectly but not directly, known as Physical address space.
- It is computed by memory management unit (MMU)
- Range: $[R+0] \text{ to } [R+\max]$, of a base value R .
↳ base value



* The actual mapping from virtual to physical address is done by a hardware device called the memory management unit.

- The user program mainly generates the logical address, and the user thinks that the program is running in this logical address, but the program mainly needs physical memory in order to complete its execution.




PGB

70 - 16 KB address space
OS will allocate space
Contiguous i.e. 0 - 16 KB
is available



mapped by OS



Yeh kaunse kya milta tha?

$\Rightarrow P_1$ allocated Base of RAM (Physical address space).

$$\begin{aligned} B &\rightarrow 128 \\ \text{offset} &\rightarrow 16 \end{aligned}$$

∴

$$\Rightarrow P_1 \rightarrow B \rightarrow 128$$

$\text{offset} \rightarrow 16$

For isolation

let.

$$P_2 \quad \text{address} \Rightarrow 0 + \text{random value}$$

$128 + 129$ $0 + 129$

written in P_2 code

$$\Rightarrow \text{address} \Rightarrow 128$$

Ab ye 129 jata hoga ab ye base use add hogta kyu?

$$0 \rightarrow 64 \quad \text{zero jata hoga se mapped}$$

$\Rightarrow 128$ mapped to $64 + 129$, i.e.
actual physical address.

iskha mlabha P₂ ka programmes tha nowe opne program wale
use (129) iskha hogya i.e. random value address ki.

Page No. _____
Date _____

i.e. 0+129 pe koi address or wo nahi access karah.

ab OS dhakega 0+129=129 kya ye P₂ se belong thi kafah.

iske liye OS kya karega ye P₁ ke corresponding CK base address nikal ke alega i.e. 64.

or 64 + offset \Rightarrow 64+129=193 kaha cha gha h address alega.

ab OS chek karega ki iski max value kisi thi i.e. 80 but ye kaha pe access kara cha gha n 193th address location ko access kara cha gha n P₂ jiski max range thi 16KB.


OS mnn doo variable base or offset

Ko use karke ye dhak leta h kisi P₂

Program jo h kya wo out of bound


i.e. Not allowed space pe access kare kisi KB se th h mhi kya gha h

\Rightarrow OS will show isolation.




Physical address

~~200~~



How OS manages the isolation and protection? (Memory mapping & Protection)

- OS provides this virtual address space (VAS) concept.
- To separate memory space, we need the ability to determine the range of legal addresses that the process may access & to ensure that the process can access only these legal addresses.
- The relocation register contains value of smallest Physical address (Base address); the limit register contains the range of logical addresses (offset) (e.g., rebase = 1000 and limit = 74600).
- Each logical address must be less than the limit register.
- MMU maps the logical address dynamically by adding the value in the relocation register.
- When CPU scheduler selects a process for execution, the dispatcher loads the relocation & limit CPU (logical address) is checked against these registers, we can protect both OS & other user's programs & data from being modified by running process.
- Any attempt by a program executing in user mode to access the OS memory or other user's memory results in a trap in the OS, which traps treat the attempt as a fatal error.




Allocation Manag. on Physical memory

- ① Contiguous memory allocation
- ② Non-contiguous memory allocation

Contiguous Memory allocation



- In this scheme, each process is contained in a single contiguous block of memory.

Refering.



- each process is contained in a single contiguous block.

→ Fixed partitioning



• Process allocate memory in fixed partition basis

P5 can't be executed even though there is 4mb space available but space is not continuous

- Each partition was of same size as of its process
- If we have no. of partition larger than no. of process larger let says

4MB Partition

$P_6 \rightarrow 5MB \rightarrow$ will not get allocated.

partition size ~~not~~ 4MB or ~~<~~ 4MB process size will allocate to 5MB.

BBK

• Limitations.

○ Internal Fragmentation

If the size of process is lesser than the total size of partition then some size of the partition gets wasted. Known as used.

○ External Fragmentation

The total unused space of various partition cannot be used to load the process even though there is space available but not in the contiguous form.

○ Limitation on process size


If the process size is larger than size of maximum sized partition then that process cannot be loaded into the memory. Therefore, a limitation can be imposed on the process size that is it can not be larger than the size of largest partition.

○ Low degree of multiprogramming

In fixed partitioning the degree of multiprogramming is fixed & very less b/c the size of partition cannot be varied according to the size of process.

Dynamic partitioning

- In this technique, the partition size is not declared initially. It is declared at the time of process loading.



Process size = partition size


Advantage

- No internal fragmentation
- No limit on size of process
- Better degree of multi programming

Disadvantage

- External fragmentation


OS	Partitions of OS
P ₁ 5Mb	Partition 1
P ₂ 2Mb	Partition 2
P ₃ 3Mb	Partition 3
P ₄ 1.4Mb	Partition 4



P₅ can't be loaded into memory even though there is 8 Mb space available but not contiguous.


ZEC-25 | Free space Management

DRAM initial



Initial: FL: ~~16 KB~~ → 12 KB FL: ~~10 KB~~ → 10 KB FL: 12 KB → 10 KB FL: NULL
after some time P1 exists then P3 exists.

Then,



→ type of linked list

OS $\xrightarrow{\text{manages}}$ Free List
F.S. by making

Problem ~~Fragmentation~~
here

② Defragmentation / Compaction

- Dynamic programming suffers from external fragmentation
- Compaction to minimize the probability of external fragmentation.
- All the free partitions are made contiguous, and all the loaded partitions are brought together.
- By applying this technique, we can store the bigger process in the memory. The free partitions are merged which can now be allocated according to the needs of new process or, this technique is called defragmentation.

- The efficiency of the system is decreasing in the case of compaction since all the free spaces will be transferred from several places to a single place.

16	FS - 2kb
14	PS (8kb)
6	FS 2kb
4	OS
0	RAM

OS FS: 10 kb
 PS data in
 Magic number
 & Shgs ex: P by 2kb
 down
 1 Change hole from
 6 → 4

16	PF: 4kb
12	PS 8kb
0	OS

Defrag. RAM

NOW

P4 → 3kb

then FL: [4kb] → NULL

OS CICKS SWAP Now P4 can be allocated.

Limitation: Defragmentation is time consuming

Q) How to satisfy a req of a n size from a list of free holes?

- Various algo which are implemented by the OS in order to find out the holes in the linked list & allocate them to the processes.

① First fit

- Allocate the first hole that is big enough
- ~~Fast / less time complexity~~


: (P1) req → 90kb

FL: [50] → 100 → [90] → 120 → [50] → NULL

FL: [] → 100 → [] → [] → [] → NULL

② Next fit

- Enhancement on first fit but starts search always from last allocated hole.
- Fast & less time complexity.

(P) $\rightarrow 90\text{Kb}$ 

Now P comes

& req 10Kb free

first node be

iterate wht hoga


ye siddha 100-90

wale node be hogya

③ Best fit

- Allocate smallest hole that is big enough.
- Lesser internal fragmentation.
- May create many small holes & cause major external fragmentation.
- Slow, as required to iterate free nodes list.

P $\rightarrow 90\text{Kb}$ aisa hole khayega jo isse just bada ho jisse kaise rakhne spec chahi




P. \rightarrow \nearrow \nearrow \nearrow \nearrow best fit

checks ye \rightarrow best fit
kam be kam internal frag. chor ghat

⑦ worst fit

- allocate the largest hole that is big enough 1.8f.
- Stop, as required to iterate whole free holes ~~free~~.
- leave bigger holes that may accommodate other processes.



LEC-26 / Non-contiguous Memory Allocation

/ Paging

Non-Contiguous Memory Allocation

- * The main disadvantage of Dynamic partitioning is External fragmentation.
 - can be removed by compaction but with overhead.
 - we need more dynamic / flexible / optimal mechanism to load processes in partitions.

- Idea behind paging.
 - If we have only two small non-contiguous free holes in the memory, say 1kb each
 - If OS wants to allocate RAM to a process of 2kb, in contiguous allocation, it is not possible, as we must have contiguous memory space available of 2kb (external fragmentation)
 - What if we divide the process into 1kb - 1kb blocks.

Paging


- Paging is a memory management scheme that permits the physical address space of a process to be non-contiguous.
- It avoids external fragmentation & need of compaction.
- Idea is to divide physical memory into fixed size blocks called frames, along with divide logical memory into blocks of same size called pages (# page size = frame size).

- Page size is usually determined by the processor architecture. Traditionally, pages in a system had uniform size such as 4096 bytes, however, processor designs often allow two or more. In such circumstances, page size due to its benefits.

- Page Table

- A data structure stores which is mapped to which frame.
- The page table contains the base address of each page in the physical memory.
- Every address generated by CPU (logical address) is divided into two parts: a page number (P) and a page offset ('d'). The P is used as an index into a page table to get base address for the corresponding frame in physical memory.

→ P₀ 64 KB Configuration not available.



Page No. _____ Date: _____

logical add. space \rightarrow physical add. space
MMU table Data Structure
KO use karan


* Page table

	logical pg. no.	Physical frame no.
Each process has its own Page table	0 0 Pg. 0 1	frame 3
	1 0 3	7 (111)
	1 1	2

- Page table is stored in main memory at the time of process creation & its base address is stored in process control block (PCB)
- A page table base register (PTBR) is present in the scbfr that points to the current page table. changing page table requires only this one register, at the time of context switching.

(2) Address Translation using Pg. table

1001 for add. space $P_0 \rightarrow 64$ bytes
 1001 for add. space $P_0 = 64$ bytes
 uniquely identify memory \rightarrow 6 bits
 CK by TC KO th logi. add. space kitni bytes chahiye i.e. 6 bits
 space \rightarrow binary of 25



$$25 = \boxed{01} \boxed{P} \boxed{00} \boxed{P}$$

↓ ↓
 Pg.no. 1 9 bits of 1st (P)
 (P) i.e. ⑤

$$Pg. no. 1 \rightarrow \text{Base} \rightarrow 16 + 9 = \boxed{25}$$

$$25 \rightarrow Pg. \# \rightarrow S_7 \rightarrow 112 - 112 + 9 \\ 121$$

logical add. space.
 [P] d]

Physical address


$121 \Rightarrow 1\overline{111}1001$

3bit $\Rightarrow 111 \Rightarrow$ frame 7

logical add.

logical add. $\xrightarrow{\text{phy. add.}}$

MMU logic



Physical \rightarrow [1 1 1 1 0 0 1]

Pad

$\xrightarrow{\text{offset same}}$

Pg. no. ko kaise

frame no. wa

translate karu

ye frame ke liye Page table ko use kiya

i-e 01 ke corresponding frame kaan 111


Q. How paging avoids external fragmentation?
 \Rightarrow Non contiguous allocation of the pages of the process is allowed in the random free frame of the physical memory.

Q. Why paging is slow & how do we make it fast?

\Rightarrow there are too many memory references to access the desired location in Physical memory.

* Translation Look aside buffer (TLB)



- A hardware support to speed up paging process
- It's a hardware cache - high speed memory.
- TLB has key & value
- Page Table is stored in main memory & b/c of this when the memory reference is made the translation is done.
- When we are retrieving physical address using page table, after getting same address corresponding to the page no., we put an entry of the into the TLB so that next time, we can get the values from TLB directly without referencing actual page table. Hence, make paging process faster.



It's overhead ko back next keliye ek hardware support ka use kia jata

Page No. _____
Date: 11

Paging hardware with TLB




TB bhi context switch hogा. Pg se P, alega TB. Page table or TLB bhi change hoga; dono mtl info the same hoga.

~~① Is TLB fast?~~

1. C TLB was faster than LRU to delete tags hogा;

② TLB flush (reset) → is a cost kaun


② unique identifiers that will identify unique processes



- TLB hit, TLB contains the mapping of the requested logical address.
- Address Space Identifier (ASID) is stored in each entry of TLB. ASID uniquely identifies each process and is used to provide address space protection and allows to TLB to contain entries of several different processes. When TLB attempts to resolve virtual page numbers, it ensures that the ASID of the currently executing process matches the ASID associated with virtual page. If it doesn't match the attempt is treated as TLB miss.

LEC-28 | Segmentation | Non-contiguous memory allocations

* problem in paging




CPU → logical address.	fun() initial Page	LS
	S4	S3
first half of fun()	1 1 1	S2
over flow	1 1 1 1	S0
MMU uses frame per offset logically		
same frame per offset the length of same efficient main karta h		

Size of

This problem is solved by technique of segmentation.

- * Segmentation is memory management technique that supports the user view of memory.
- * A logical address space is a collection of segments. These segments are based on user view of logical memory.

- Each segment has segment no. & offset, defining a segment.
(Segment-number, offset) & S, d's
- Process is divided into variable segments based on user views.
- Paging is closer to OS rather than the user. It divides all the processes into the form of pages although a process can have some relative parts of function which need to be loaded on the same pages.
- OS doesn't care about the user's view of process. It may divide the same function into different pages, and those pages may or may not be loaded at the same time into memory. It decreases the efficiency of the system.
- It is better to have segmentation which divides the process into the segments. Each segment contains the same type of function such as the main function can be loaded in one segment and the library functions can be loaded in the other segment.



2 pg were used to divide the logical segment into
divide into 3 segments.
→ diff segment
↳ of varying size


- user view

user view the logical SC, WO has to rock
programmer

segment was divide


Karne aga user page

Ye part is contiguous is no cross part
me have changing



for user page along with don't know
page segment was deal slightly.

Program



Segment size diff

segment compiler
decide width n size
view per hisab SE nor SA
for apna ek n segment
moe aana chahiye.

* MMU \rightarrow Translation.

LA \rightarrow PA.


LA \rightarrow [PA / offset]

\downarrow \downarrow

S d

logical address generated by CPU

0111
d
S
1



CPU $\xrightarrow[\text{logical}]{}$ [S | off.]

check 73 < 153

20+15

Physical memory

NO


YES

20
i.e.
10+7
= 27

27

drop: addressing code


Example:




Segment Table

Limit	Base
1000	1400
400	6300
400	4300
1100	3200
1000	9700

Physical memory



External fragmentation in segmentation



* Advantages

- NO external frag.
- one segment has a contiguous allocation, hence efficient working within segment.
- The size of segment table is generally less than the size of pg. table
- It results in a more efficient system b/c the compiler keeps the same type of function in one segment.

* Disadvantage

- External fragmentation.
- The diff size of segment is not good for time swapping.

* Modern system architecture provides both Segmentation & paging implemented in some hybrid approach



PL

Physical memory


Page No.

Date:

Address space



S4



effective
word disk
in parking storage


* Internal frag in Paging

Program \rightarrow 15 Kb

pg size \rightarrow 2 Kb

16 Kb \rightarrow divide into 2 $2 \times 8 - 2$ Kb max

* lost wala page




internal fragmentation
that can not be avoided.


LEC-28 / Virtual Memory.

Page No. _____
Date. _____

- Virtual memory is a technique that allows the execution of processes that are not by treating a part of secondary memory as the main memory. (swap-space).



Now new process comes after allocation of P1 & P2



OS EK Free frame h k

dedaga but batki

4 frames ka kya

i.e. P3 ko execute nahi ho paega

P3 (5KB)

→ need 5 frames

But modern PC mae aisa mithila

Ex - 16 RAM ^{swap} OS

→ Programs

→ G T A S → heavy 30-40GB game

Ab ye game 16GB RAM mae. Kaise load
hoga?

→ Virtual memory concept us used.

⇒ Kuch aisa procedure ko ~~is~~ processes ko ready state
make aur th process ke kuch hi pages ko
allocate karne → wo pages jinki need h.

Isaur process

Example — $P_1 \rightarrow P_{g, 0, 1, 2}$ are needed

δ

$P_2 \rightarrow P_{g, 0}$ is needed


11

Total 5 frames allocated in RAM.

Now when P_3 comes $\rightarrow P_{g, 1, 4}$ are needed

⇒ Total 7 frames have been allocated
out of 12 frames.

Baki jo process ki bachi (left) pages h to 000.




16 bhi koi page need hoga

swap space hoga OS

jhalki se swap in ho raha

DISK received 1TB

⇒ 19 KB total prog. $\xrightarrow{\text{given}}$ 12 KB RAM



* Advantage of this is, program can be longer than physical memory.

* It is required that instructions must be in Physical memory to be executed. But it limits the size of program to the size of physical memory.
In fact, in many cases, the entire program is not needed at the same time. So, we don't

an ability to execute a program that is only partially in memory could give many benefits.

- ④ A program could no longer be constrained by the amount of physical memory that is available.
- (b) b/c each user program could take less physical memory, more programs could be run at same time with a less expanding increase in CPU utilization and through

⑤ Running a program that is not entirely in memory would benefit both the system and the user.

* Programmes is provided very large virtual memory when only a smaller physical memory is available.


YC page scheme apply same ka popular method h demand paging.

* Demand paging.

- In demand paging, the pages of process which are least used, get stored in the secondary memory.
- A page is copied to the main memory whenever its demand is made & page fault occurs.
There are various page replacement algorithms which are used to determine the pages which will be replaced.

- Rather than swapping the entire process into memory, we use lazy swapper. A lazy swapper never swaps a page into memory unless that page will be needed.
- We are viewing a process as a sequence of pages rather than one large contiguous address space, using ~~contiguous~~ with individual pages of a process. The term swap or is technically incorrect. A swapper manipulates entire process but Page is concerned with individual pages.
* How Demand paging work?


- ① When a process is to be swapped-in, the page guesses which pages will be used.
- ② Instead of swapping in a whole process, the page brings only those pages containing ~~its~~ this, it avoids reading into memory pages that will not be used anyway.
- ③ Above way, OS decreases the swap time & the amount of physical memory needed.
- ④ The valid - invalid bit scheme in the page table is used to distinguish b/w pages that are in memory and that are on the disk.
 - valid=valid bit 1 means, the associated page is both legal and in memory.
 - valid-invalid bit 0 means, the page either is not valid (not in the LAS of the process) or is valid but is currently on the disk.



- ① If a process never attempts to access some invalid bit page, the process will be executed successfully without even the need page present in Swap Space.
- ② What happens if the process tries to access a page that was not brought into memory, access to a page marked invalid causes page fault. Paging hardware noticing a valid bit for a demanded page will cause a trap to the OS.


⑦ The procedure to handle the page fault:

- I. Check an internal table (in PCB of the process) to determine whether the reference was valid or an invalid memory access.
- II. If ref. was an invalid process throws exception
If ref is valid, pages will swap in the pages.
- III. we find a free frame (from free frame list)
- IV. Schedule a disk operation to read the desired page into the newly allocated frame.
- V. When the disk read is complete, we modify the page table that is now in memory.
- VI. Restart the instruction that was interrupted by the trap. The process can now access the page as though it had always been in memory.



③ Pure Demand Paging

- In extreme case, we can start executing a process with no pages in memory. When OS set the instruction pointer to the first instruction of the process, which is not in the memory.
- Never bring a page into memory until it is required.



- ### ④
- we use locality of reference to bring out more available to bring out reasonable performance from demand paging.

MTlab wo wale pages jo ki pages ko lagha h k; need hogi jin ki

* Advantages of virtual memory.

- The degree of multi programming will be increased.
- User can run large apps with less real Physical memory.

* Disadvantages of virtual memory

- The system can become slower as swapping takes time.
- Thrashing may occur.



LEC-29 | Page Replacement Algorithm

Page 16
Date _____

(P) When a page fault occurs, that is, a process tries to access a page which is not currently present in a frame & OS must bring the page from swap space to a frame.

(P) OS must do page replacement to accommodate new page into a free frame, but there might be a possibility the system is working in high utilization & all the frames are busy, in that case OS must replace one of the pages allocated into some frame with new page.

* The page replacement algorithm decides which memory page is to be replaced. Some allocated page is swapped out from the frame & new page is swapped into the freed frames.



It might P₁ corresponding Page C3 to swap in RAM

In koi frame khali ho ya

To is ex-sar maen hi

⇒ Now, ex air a frame search karo hogा & jiss delocate kर सके

Ab

OS → generate page fault

Ye swap in or swap out karega. Aise lagta

~~high page fault service time often~~

Page No. _____
Date: _____

④ Types of page Replacement Algorithm

(Aim to minimize maximum page faults)

⑤ FIFO

- Allocate frame to the page as it comes into the memory by replacing the oldest page.
- Performance is not always good.
 - The page replaced may be an initialization module that was used long time ago (bad replacement candidate).
 - The page may contain a heavily used variable that was initialized early and is in constant use. (will again cause page fault).

Initially 3 frames

Page Faults

now 2 comes & replace oldest page (or)

0	1	2	0	3	0	4	2	3	0	3	2	1	2	0	1
7	7	7	2	2	2	4	4	4	0	0	0	1	1	7	7
0	0	0	3	3	3	2	2	2	2	3	2	3	2	1	0
1	1	1	2	0	0	0	3	3	3	1	1	2	2	1	0

0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15

Frame

initially
empty

1st page
fault

FIFO \rightarrow 15 page fault
It is not an efficient algorithm

Easy.


III. Belady's anomaly is present.

- In the case of LRU & optimal page replacement algorithm, it is seen that no. of page fault will be reduced, if we increase number of

frames. However, Balady found that, In FIFO page replacement algo, the no. of page faults will get increased with the increment in no. of frames.



- This is strange behaviour shown by FIFO algo in some of the cases.

Normally:



but Balady's anomaly in FIFO

reg: 1 2 3 4 1 2 5 1 2 3 4 5



(B)

Optimal page replacement

- Freed of a page is never referenced in future. If such a page exists, replace this page with new page.
- If no such page exists, find a page that is referenced earliest in future. Replace this page with new page.
- Lowest page fault rate among any algorithm.
- Difficult to implement as OS requires future knowledge of reference string which is kind of impossible (similar to SJF scheduling).

Job's array to check kosa page bkt time

book used to note (2)

already tha

7	0	1	2	3	0	4	2	3	0	3	2	1	2	0	1	7	0
7	7	7	2	5	2	2	2	3	2	3	2	1	2	0	1	7	0
0	0	0	0	3	0	4	3	3	0	3	1	0	0	1	1	0	0
0	1	1	3	2	3	3	3	2	3	2	1	1	1	1	1	1	1
1	2	3	4	5	6	7	8	9									

OPR \rightarrow 9 page faults.

Least-recently used (LRU)

- we can use recent past as an approximation of the near future. Then we can replace the page that has not been used for the longest period.
- Can be implemented by two ways.

(P) Counters

- Associate time field with each page table entry.
- Replace the page with smallest time value.

(P) Stack

- keeps a stack of page number.
- whenever page is referenced, it is removed from the stack & put on the top.
- By this, most recently used is always on the top & least recently used is always on the bottom.

Ib's aaya ←
fb uc dhrav kikanson

Page Tables

oldest h i.e. 10th but

furthest page ft aaya use

thinningsi ← T.C. Oldest

as entries might be removed from the middle of the stack, so doubly linked list can be used.

Ib's aaya at 2,021 mae (1) oldest h 3/C recently h
referenced
5st tagat mae

7	0	1	2	0	3	0	4	2	3	0	3	2	1	2	0	1	7	0	1	7
7	0	0	2	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
0	1	1	1	3	3	2	2	2	2	2	2	2	2	2	2	2	2	2	2	2
1	2	3	4	5	6	7	8	9	10	11	12									

LRU → 12 page fault

* LRU implementation
counting

Ib's aaya fb dhrav kikanson 833e smallest
Count Reskan i.e. (7) → (0),
Count

7	0	1	2	0	3	0	4	2	3
7	0	0	2	0	0	0	0	0	0
1	1	1	1	3	3	2	2	2	2

By

Global Shared Count
variable

LRU can be implemented.

2 → 4


3 →

4 →


7 → 1

→ 1st page

Stack based



Stack:



② Counting based Page replacement

Keep a counter of the no. of references that have been made to each page.

① Least frequently used (LFU)


- Actively used pages should have a large reference count.
- Replace page with the smallest count.

② Most frequently used (MFU)

- Based on the argument that the page with the smallest count was probably just brought in and has yet to be used.

LEC-30/ Trashing

- If the process doesn't have enough memory to reside to support pages in active set, it will generate page faults. At this point, it must fetch some pages, which will increase all its pages in active set, & it will replace a page that will be needed again soon. Consequently, it quickly leads to an idle CPU because the page fault is being serviced immediately.
- This high paging activity is called Trashing.
- A system is trashing when it spends more time servicing the page fault than executing processes.



CPU ~~will~~ will be busy servicing page faults

→ Cause of Thrashing.

- Initial low CPU utilization ... Two degree of multiprogramming.
- A global pg replacement algo, replaces pages w/o regard to the process
- A process may need more frames ... cause faults again.
- other processes' frames are replaced & they may need those soon.
- As a result CPU utilization goes
- CPU scheduler now, may increase CPU utilization by increasing degree of multiprogramming.
- ultimately, CPU utilization drops drastically

(P)

Technique to handle Thrashing.

① Working Set model.

- This model is based on the concept of the locality model.
- This basic principle states that if we allocate enough frames to a process to accommodate its current locality, it will only fault whenever it moves to some new locality. But if the allocated frames are lesser than the size of current locality the process is bound to trash.

② Page fault frequency

- Thrashing has a high per page fault rate.
- we want to control the page fault rate.
- when it is too high, the process needs more frames. Conversely, if the page fault rate is too low, then the process may have too many frames.

- we establish upper and lower bounds on the desired page frame rate.
- If Pg. rate exceeds upper limit allocate the process another frame, if Pg. rate falls below lower limit, remove a frame from the process
- by controlling Pg. rate, thrashing can be prevented.

