

Generating Black rom/ram with Vivado

FileEditFlowToolsReportsWindowLayoutViewHelpQ- Quick Access

Synthesis Out-of-date details

Default Layout

Flow Navigator

PROJECT MANAGER

Settings

Add Sources

Language Templates

IP Catalog (1)

IP INTEGRATOR

Create Block Design

Open Block Design

Generate Block Design

SIMULATION

Run Simulation

RTL ANALYSIS

Open Elaborated Design

SYNTHESIS

Run Synthesis

Open Synthesized Design

IMPLEMENTATION

Run Implementation

Open Implemented Design

PROGRAM AND DEBUG

Generate Bitstream

Open Hardware Manager

PROJECT MANAGER - simple_RISC-V

Sources

Design Sources (5)

simple_RISC (simple_RISC.v) (2)

PC_ROM (PC_ROM.xci)

glbl (Pc_Rom.v)

reg_file (reg_file.v)

Data Files (1)

Constraints

Simulation Sources (6)

HierarchyIP SourcesLibrariesCompile Order

Properties

Select an object to see properties

Project SummaryIP Catalog

Cores | Interfaces

Search: rom (2) (4 matches)

Name	AXI4	Status	License	VLNV
Vivado Repository				
Memories & Storage Elements				
RAMs & ROMs				
Distributed Memory Generator		Production	Included	xilinx.com:ip:dist_mem_gen:8.0
Soft ECC Proxy	AXI4	Production	Included	xilinx.com:ip:soft_ecc_proxy:1.0
RAMs & ROMs & BRAM				
Block Memory Generator (3)	AXI4	Production	Included	xilinx.com:ip:blk_mem_gen:8.4

Details

Select an IP or Interface or Repository to see details

Tcl ConsoleMessagesLogReportsDesign Runs

Name

Constraints

Status

WNS

TNS

WHS

THS

WBSS

TPWS

Total Power

Failed Routes

Methodology

RQA Score

QoR Suggestions

LUT

FF

BRAM

URAM

DSP

Start

synth_1 (active)

constrs_1

Synthesis Out-of-date

12/29/22, 4:31

impl_1

constrs_1

Not started

Out-of-Context Module Runs

PC_ROM_synth_1

PC_ROM

synth_design Complete!

000.50012/29/22, 3:00

Block Memory Generator (8.4)

[Documentation](#) [IP Location](#) [Switch to Defaults](#)**IP Symbol** **Power Estimation**☒ Show disabled ports

+ AXI_SLAVE_S_AXI
+ AXILite_SLAVE_S_AXI
+ BRAM_PORTA
+ BRAM_PORTB
regcea sbiterr
regceb dbiterr
injectsbiterr rdadrecc[3:0]
injectdbiterr rsta_busy
eccpipece rstb_busy
sleep s_axi_sbiterr
deepsleep s_axi_dbiterr
shutdown s_axi_radrecc[3:0]
s_ack
s_aresetn
s_axi_injectsbiterr
s_axi_injectdbiterr

Component Name blk_mem_gen_0

Basic **Port A Options** **Other Options** **Summary**

Interface Type Native

☐ Generate address interface with 32 bits

Memory Type Single Port RAM

☐ Common Clock**ECC Options**

ECC Type

☐ Error Injection**Write Enable**☐ Byte Write Enable

Byte Size (bits) 9

Algorithm OptionsDefines the algorithm used to concatenate the block RAM primitives.
Refer datasheet for more information.

Algorithm Minimum Area

Primitive 8kx2

OK

Cancel



IP Symbol

Power Estimation

☒ Show disabled ports

+ AXI_SLAVE_S_AXI
+ AXILite_SLAVE_S_AXI
+ BRAM_PORTA
+ BRAM_PORTB
regcea sbiterr
regceb dbiterr
injectsbiterr rdaddrecc[4:0]
injectdbiterr rsta_busy
eccpipece rstb_busy
sleep s_axi_sbiterr
deepsleep s_axi_dbiterr
shutdown s_axi_rdaddrecc[4:0]
s_ack
s_aresetn
s_axi_injectsbiterr
s_axi_injectdbiterr

Component Name PC_ROM

Basic

Port A Options

Other Options

Summary

Pipeline Stages within Mux 0 Mux Size: 1x1

Coe file is needed

Memory Initialization

☒ Load Init File

Coe File ../../simple_RISC-V.srscs/sources_1/new/ROM.coe

Browse

Edit

☐ Fill Remaining Memory Locations

Remaining Memory Locations (Hex) 0

Structural/UniSim Simulation Model Options

Defines the type of warnings and outputs are generated when a read-write or write-write collision occurs.

Collision Warnings All

Behavioral Simulation Model Options

☐ Disable Collision Warnings ☐ Disable Out of Range Warnings

OK

Cancel