
# RTL 설계교육 (2주차)


2022.01.28 **CoAsia SEMI** Ltd.

## Index


- 1. Modelsim 사용법
- 2. EDA Playground 사용법
- 3. APB Slave Reivew
- 4. Module 설계 (reg\_rw)
- 5. Module 설계 (sram\_rw)
- 6. Module 설계 (stopwatch)


### Project 생성시









































### Project 미생성시













이후 과정은 Project 생성시와 같음



# 2. EDA Playground 사용법








### 3. APB Slave

#### Review

```
timescale lns/10ps
module apb slave(
                  iPRESETn,
   input
   input
                  iPCLK,
   input
                  iPSEL,
   input
                  iPENABLE,
   input
                  iPWRITE,
          [3:0] iPSTRB,
   input
          [15:0] iPADDR,
   input
   input
          [31:0] iPWDATA,
   output
          [31:0] oPRDATA,
   output
                  oPREADY.
   output
                  oPSLVERR
          [31:0] reg_test1;
   reg
           [31:0] reg_test2;
   reg
          [31:0] prdata;
   reg
   parameter REG_TEST1 = 16'h0000;
   parameter REG TEST2 = 16'h0004;
   assign apb_wen = (iPSEL & iPENABLE & iPWRITE);
   assign apb ren = (iPSEL & ~iPENABLE & ~iPWRITE);
```

```
always @(posedge iPCLK or negedge iPRESETn) begin
      if(!iPRESETn) begin
              reg test1 <= 1'b1;
              reg test2 <= 1'b0;
      end
      else if(apb_wen) begin
          case(iPADDR)
              REG_TEST1 : reg_test1 <= iPWDATA;</pre>
              REG TEST2 :
                             reg test2 <= iPWDATA;
              default
                             begin
                                 reg_test1 <= reg_test1;
                                 reg_test2 <= reg_test2;</pre>
         endcase
      end
      else begin
          reg_test1 <= reg_test1;
          reg test2 <= reg test2;
      end
  end
  always @(posedge iPCLK or negedge iPRESETn) begin
      if(!iPRESETn)
          prdata <= 32'h0;
      else if(apb ren)
          case(iPADDR)
              REG_TEST1 : prdata <= reg_test1;</pre>
              REG_TEST2 : prdata <= reg_test2;</pre>
              default : prdata <= 32 h0;
          endcase
      else
          prdata <= prdata;
  end
  assign oPRDATA
                     = prdata;
                     = 1;
  assign oPREADY
  assign oPSLVERR
                     = 0;
endmodule
```

### 3. APB Slave






# 4. Module 설계 (reg\_rw)

### Specification

• apb\_slave.v module에서 PSTRB기능 추가



• 예시 PWDATA[31:0] PSTRB[3:0] 31 apb\_write(16'h0000,32'h12345678,4'b1111); 1 1 1 1 apb\_write(16'h0000,32'hFFFFFFF,4'b0010); 3 4 5 6 8 0 0 1 0 1 2 3 4 7 8 apb\_write(16'h0000,32'h00000000,4'h1001); 1 0 0 1 0 0 3 4 F F 0 0




# 4. Module 설계 (reg\_rw)

### **Verilog Code**



### **SRAM**


• Dual Port SRAM • Two Port SRAM • Single Port SRAM






### **Specification**

Address Mapping



#### • PSTRB 지원





### **Verilog Code (Testbench)**

```
timescale lns/10ps
dule tb_sram_rw;
 reg
reg
                  pclk;
 reg
reg
reg
reg
reg
reg
wire
                  psel;
                  penable
                  pwrite;
                  pstrb;
                  paddr:
                  pwdata;
                  prdata;
                  pready;
                  pslverr
 parameter
                  PERIOD = (1000.0/10.0)/2;
/* parameter
                      */ .MEM_MSB_ADDR
                                                    (8'h10))
                      u_sram_rw(
*/ .iPRESETn
                                                     (presetn),
                            .iPCLK
                                                     (pclk),
                            .iPSEL
                                                     (psel),
                            .iPENABLE
                                                     (penable)
                            .iPWRITE
 /* input
                                                     (pwrite)
                           .iPSTRB
                                                     (pstrb),
              [15:0]
                            .iPADDR
                                                     (paddr)
                            .iPWDATA
                                                     (pwdata)
                           .oPRDATA
                                                     (prdata),
 /* output
                           .oPREADY
                                                     (pready)
                           .oPSLVERR
                                                     (pslverr))
  apb_monitor
                      u_apb_monitor(
                          . iPRESETn
                                                     (presetn),
 /* input
                                                     (pclk),
                           .iPSEL
                                                     (psel),
                                                     (penable)
                           .iPENABLE
                           .iPWRITE
                                                     (pwrite),
                           .iPSTRB
                                                     (pstrb),
                           .iPADDR
                                                     (paddr)
 /* input
                            .iPWDATA
                                                     (pwdata)
                           .iPRDATA
                                                     (prdata)
                           .iPREADY
                                                     (pready),
                      */ .iPSLVERR
                                                     (pslverr));
 initial begin
     presetn <= 0;
      pclk <= 0;
     psel <= 0;
      penable <= 0:
      pwrite <= 0;
      pstrb <= 0;
      paddr <= 0;
      pwdata <= 0;
```

```
initial begin
#(1000)
    presetn <= 1;
always #(PERIOD) begin
   pclk <= ~pclk;
initial begin
    wait(presetn);
    wait(1000);
    apb_write(16'h1000,32'h12345678,4'b1111)
    apb_write(16'h1004,32'hffffffff,4'b1111)
    apb_write(16'h1008,32'h11111111,4'b1111)
    apb_write(16'h100a,32'haaaaaaaa,4'b1111);
apb_write(16'h1010,32'h55555555,4'b1111);
    apb_write(16'h1014,32'haaaa5555,4'b1111)
    apb_write(16'h1018,32'h5555aaaa,4'b1111)
    apb_read(16'h1000);
    apb_read(16'h1004);
    apb_read(16'h1008);
    apb_read(16'h100a);
    apb_read(16'h1010);
    apb read(16'h1014);
    apb_read(16'h1018);
    $stop;
```

```
task apb write;
    input [15:0] ts addr;
             [31:0] ts_wdata;
             [3:0] ts_pstrb;
         //$display("APB Write Operation");
         @(posedge pclk) psel <= 1;
                          pwrite <= 1;
                           pwdata <= ts wdata;
                          pstrb <= ts_pstrb;
        @(posedge pclk) penable <= 1;
@(posedge pclk)
while(!pready) @(posedge pclk);</pre>
         psel <= 0;
penable <= 0;
end
endtask
task apb_read;
    input [15:0] ts_addr;
         //$display("APB Read Operation");
         @(posedge pclk) psel <= 1;
                          pwrite <= 0;
                          paddr <= ts_addr;
         @(posedge pclk) penable <= 1;
@(posedge pclk)
         while(!pready) @(posedge pclk);
end
endtask
```



### **Verilog Code**

```
[APB WR] Address = 1000 Data = 12345678
[APB WR] Address = 1004 Data = ffffffff
[APB WR] Address = 1008 Data = 11111111
[APB WR] Address = 100a Data = aaaaaaaa
[APB WR] Address = 1010 Data = 55555555
[APB WR] Address = 1014 Data = aaaa5555
[APB WR] Address = 1018 Data = 5555aaaa
[APB RD] Address = 1000 Data = 12345678
[APB RD] Address = 1004 Data = ffffffff
[APB RD] Address = 1008 Data = 11111111
[APB RD] Address = 100a Data = aaaaaaaa
[APB RD] Address = 1010 Data = 55555555
[APB RD] Address = 1014 Data = aaaa5555
[APB RD] Address = 1018 Data = 5555aaaa
** Note: $stop : D:/Project/edu rt1/02 sim/module/sram/tb sram rw.v(91)
  Time: 6150 ns Iteration: 0 Instance: /tb_sram_rw
Break in Module to sram rw at D:/Project/edu rt1/02 sim/module/sram/tb sram rw.v line 91
```




Verilog Code (PSTRB 지원)



### **State Machine**

State Machine



• State Machine Sample Code

```
parameter
           IDLE = 2'b00
           STATE A = 2'b01,
           STATE_B = 2'b10
           STATE_C = 2'b11;
always @(*) begin
   case(curr_state)
       IDLE : begin
                       if(go_state_a)
                           next state <= STATE A;
                           next state <= IDLE;
       STATE_A : begin
                       if(go_state_b)
                           next state <= STATE B;
                       else if(go_state_c)
                           next_state <= STATE C;
                           next_state <= STATE_A;</pre>
       STATE_B : begin
                       if(go_state_c)
                           next_state <= STATE_C;
                       else if(go_idle)
                           next state <= IDLE;
                           next_state <= STATE_B;</pre>
       STATE_C : begin
                       if(go_idle)
                           next state <= IDLE;
                           next state <= STATE C;
       default :
                  next_state <= IDLE;
```


```
always @(posedge iCLK or negedge iRESETn) begin
   if(!iRESETn)
       curr_state <= IDLE;</pre>
       curr_state <= next_state;</pre>
end
always @(posedge iCLK or negedge iRESETn) begin if(!iRESETn) begin
       sig_1 <= 0;
       sig_2 <= 0;
       sig_2 <= 0;
   else
       case(curr_state)
           IDLE
                           sig_1
                                  <= 0;
                           sig_2
                           sig_3 <= 0;
           STATE_A :
                           sig_1 <= 1;
                           sig_2
                                  <= 0;
                           sig_3 <= 0;
           STATE_B :
                           sig_1 <= 0;
                           sig_2 <= 1;
                           sig_3 \ll 0;
           STATE_C : begin
                           sig_1 <= 0;
                           sig_2 <= 0;
                           sig_3 <= 1;
           default :
                       begin
                           sig_l <= sig_l;
                           sig 2 <= sig 2;
                           sig_3 <= sig_3;
                       end
       endcase
end
```



### **Specification**


- 1/100초 분해능
- Start / Stop / Reset
- Lap Time (10개 지원)

#### State Machine





### **Block Diagram**






### Sample Code

```
lways @(posedge iPCLK or negedge iPRESETn) begin
  if(!iPRESETn)
       sub_sec <= 0;
   else if(curr_state == RESET)
       sub_sec <= 0;
  else if(((curr_state == RUN) | (curr_state == LAP_STORE)) & gen_10ms)
   if(sub_sec == MAX_SUB_SEC-1)
           sub_sec <= 0;
            sub_sec <= sub_sec + 1;
       sub sec <= sub sec;
always @(posedge iPCLK or negedge iPRESETn) begin
  sec <= 0;
else if(curr_state == RESET)</pre>
  else if(gen_10ms)
if((curr_state == RUN) | (curr_state == LAP_STORE)) & (sub_sec == MAX_SUB_SEC-1))
if(sec == MAX_SEC-1)
               sec <= 0;
               sec <= sec + 1;
            sec <= sec;
  else
       sec <= sec;
always @(posedge iPCLK or negedge iPRESETn) begin if(!iPRESETn)
       min <= 0;
  else if(curr_state == RESET)
  min <= 0;
else if(gen_10ms)
  if(((curr_state == RUN) | (curr_state == LAP_STORE)) & (sub_sec == MAX_SUB_SEC-1) & (sec == MAX_SEC-1))</pre>
           if(min == MAX_MIN-1)
                min <= 0;
            else
                min <= min + 1;
       else
       min <= min;
always @(posedge iPCLK or negedge iPRESETn) begin
if(!iPRESETn)
  hour <= 0;
else if(curr_state == RESET)
  hour <= 0;
else if(gen_10ms)
       if(((curr_state == RUN) | (curr_state == LAP_STORE)) & (sub_sec == MAX_SUB_SEC-1) & (sec == MAX_SEC-1) & (min == MAX_MIN-1)
           if(hour == MAX_HOUR-1)
            else
       else
       hour <= hour;
```




### 부록

# System Block Diagram





### **Directory Structure**





# Thank you

Consia SEMI Ltd.