Table of Contents

2	Notes
3	CF & CPLD
4	MRAM, SD & SFLASH
5	OPTIONAL PORT

Revisions

Rev	Description	Date	Approved
X10	Convert into FSL template	9/8/09	DESIGNER
X11	All parts FCL	9/14/09	Michael N
X12	Replaced U5 with the correct part	9/15/09	Michael N
X14	Replaced some components with similar per Micetek suggestion	9/22/09	Michael N
X15	Added a Jumper on SD WR per BU request	9/25/09	Michael N
X16	Replaced SC part with shorter one	9/28/09	Michael N
X17	Replaced SD/MMC connector	10/09/09	Michael N
A	Released to Fab	10/15/09	Michael N
B	Add J15, J16 and J17 per customer req Released to fab	10/15/09	Michael N

freescale semiconductor

Microcontroller Solutions Group

6501 William Cannon Drive West
Austin, TX 78735-8598

This document contains information proprietary to Freescale Semiconductor and shall not be used for engineering design, procurement or manufacture in whole or in part without the express written permission of Freescale Semiconductor.

ICAP Classification: FCP: FIUO: X PUBI:

Designer: Rodolfo G	Drawing Title: **TWR-MEM**	
Drawn by: Rodolfo G	Page Title: **Table of contents**	
Approved: Michael N	Size C	Document Number SCH-26248 PDF: SPF-26248 Rev B
	Date: Wednesday, January 20, 2010	Sheet 1 of 5

1. Unless Otherwise Specified:
   All resistors are in ohms, 5%, 1/8 Watt
   All capacitors are in uF, 20%, 50V
   All voltages are DC
   All polarized capacitors are aluminum electrolytic

2. Interrupted lines coded with the same letter or letter combinations are electrically connected.

3. Device type number is for reference only. The number varies with the manufacturer.

4. Special signal usage:
   _B Denotes - Active-Low Signal
   <> or [] Denotes - Vectored Signals

5. Interpret diagram in accordance with American National Standards Institute specifications, current revision, with the exception of logic block symbology.

freescale semiconductor

ICAP Classification: FCP: ___ FIUO: X PUBI: ___

Drawing Title: **TWR-MEM**

Page Title: **NOTES**

Size	Document Number	Rev
C	SCH-26248 PDF: SPF-26248	B

Date: Wednesday, January 20, 2010 Sheet 2 of 5









freescale semiconductor

ICAP Classification: FCP: ___ FIUO: X PUBI: ___

Drawing Title: **TWR-MEM**

Page Title: **CF & CPLD**

Size	Document Number	Rev
C	SCH-26248 PDF: SPF-26248	B

Date: Wednesday, January 20, 2010 Sheet 3 of 5


MRAM
Default: Open
U2
MR2A16ACYS35
mr2a16a
FB_AD[19:0]
FB_D[7:0]
FB_CS0_B
FB_OE_B
FB_AD0
FB_AD0_B
FB_R/W_B
J10
HDR 1X2 TH
J15
HDR 1X2 TH
R504
10K
R503
10K
R502
10K
C502
10uF
C503
0.1UF
C501
0.1UF
VCC3V3
SD_PU2
SD_PU1
SD_SEL3
SD_SEL2
CD_IRQA
CD_IRQH
SD_CARD_DET
SD_WP_DET
SD_CMD/MOSI
SD_D[0]/MISO
SD_D[1]
SD_D[2]
SD_CLK/SCLK
SD_D[3]/CS
J501
SD/MMC SKT
J12
HDR_2X6
J13
HDR 1X2 TH
J2
HDR TH 1X3
R500
100K
C504
4.7uF
C507
0.1UF
Default: 1,2
Default: Open
SD SOCKET
Note: While using GPIO5
control for HOLD, ascertain
to free up other GPIO5
connections on other Stories.
U1
AT26DF081A-SU
C1
0.1UF
R1
10K
R2
10K
R505
10K
R506
10K
R507
10K
R511
10K
R512
10K
R514
10K
J4
HDR 2X3
J14
HDR TH 1X3
SF_WP
SF_MISO
SF_MOSI
SF_CLK
SF_CS
SF_CS1
GPIO5
J500A
PCI EXPRESS X 16
J3
HDR TH 1X3
J1
HDR TH 1X3
Default: 1,2
SD_D[3]/CS
FB_CLK
CLKOUT0
JTAG2
GPIO2
JTAG1
SF_MISO
SF_MOSI
SF_CS
SF_CS1
SF_CLK
GPIO5
IRQH
IRQA
FB_CS0_B
FB_ALE/FB_CS1_B
FB_AD15
FB_AD16
FB_AD17
FB_AD18
FB_AD19
FB_R/W_B
FB_OE_B
FB_D7
FB_D6
FB_D5
FB_D4
FB_D3
FB_D2
FB_D1
FB_D0
ETH_COL_1
ETH_RXER_1
ETH_TXCLK_1
ETH_TXEN_1
ETH_TXER_1
ETH_TXD3_1
ETH_TXD2_1
ETH_TXD1_1
ETH_TXD0_1
GPIO1/RTS1
GPIO2/SDHC_D1
GPIO3
CLKIN0
CLKOUT1
AN7
AN6
AN5
AN4
GND_5
DAC1
TMR3
TMR2
GPIO4
3.3V_2
PWM7
PWM6
PWM5
PWM4
CANRX0
CANTX0
1WIRE
SPI0_MISO
SPI0_MOSI
SPI0_CS0_B
SPI0_CS1_B
SPI0_CLK
GND_6
SCL1
SDA1
GPIO5/SD_CARD_DET
USB0_DP_PDOWN
USB0_DM_PDOWN
IRQ_H
IRQ_G
IRQ_F
IRQ_E
IRQ_D
IRQ_C
IRQ_B
IRQ_A
EBI_ALE/EBI_CS1_B
EBI_CS0_B
GND_7
EBI_AD15
EBI_AD16
EBI_AD17
EBI_AD18
EBI_AD19
EBI_R/W_B
EBI_OE_B
EBI_D7
EBI_D6
EBI_D5
EBI_D4
EBI_D3
EBI_D2
EBI_D1
EBI_D0
GND_8
3.3V_3
5V_2
GND_9
3.3V_4
3.3V_5
GND_10
GND_11
SCL0
SDA0
GPIO9/CTS1
GPIO8/SDHC_D2
GPIO7/SD_WP_DET
ETH_CRS
ETH_MDC_1
ETH_MDIO_1
ETH_RXCLK_1
ETH_RXDV_1
ETH_RXD3_1
ETH_RXD2_1
ETH_RXD1_1
ETH_RXD0_1
SSI_MCLK
SSI_BCLK
SSI_FS
SSI_RXD
SSI_TXD
GND_12
AN3
AN2
AN1
AN0
GND_13
DAC0
TMR1
TMR0
GPIO6
3.3V_6
PWM3
PWM2
PWM1
PWM0
RXD0
TXD0
RXD1
TXD1
GPIO10
GPIO11
GPIO12
GPIO13
GND_14
GPIO14
GPIO15
GPIO16
GPIO17
USB0_DM
USB0_DP
USB0_ID
USB0_VBUS
TMR7
TMR6
TMR5
TMR4
RSTIN_B
RSTOUT_B
CLKOUT0
GND_15
EBI_AD14
EBI_AD13
EBI_AD12
EBI_AD11
EBI_AD10
EBI_AD9
EBI_AD8
EBI_AD7
EBI_AD6
EBI_AD5
EBI_AD4
EBI_AD3
EBI_AD2
EBI_AD1
EBI_AD0
GND_16
3.3V_7
TMR0
JTAG[1:4]
JTAG3
JTAG4
JTAG1
RST_B
FB_AD[19:0]
FB_AD[19:0] Pg3
FB_AD19
FB_AD18
FB_AD17
FB_AD16
FB_AD15
FB_AD14
FB_AD13
FB_AD12
FB_AD11
FB_AD10
FB_AD9
FB_AD8
FB_AD7
FB_AD6
FB_AD5
FB_AD4
FB_AD3
FB_AD2
FB_AD1
FB_AD0
U4
SN74LVC1G04
C3
0.1UF
FB_AD0
FB_AD0_B
R508
330
R3
330
D2
VEL/GRN
D1
OR/RED
VCC1V8
R509
4.70K
Q500
MMBT3904LT1G
PRIMARY PORT CONNECTIONS
freescale semiconductor
ICAP Classification:
FCP:
FIUO: X
PUBI:
Drawing Title:
TWR-MEM
Page Title:
MRAM, SD & SFLASH
Size
C
Document Number
SCH-26248 PDF: SPF-26248
Rev
B
Date:
Wednesday, January 20, 2010
Sheet
4
of
5



SECONDARY PORT

freescale semiconductor

ICAP Classification: FCP: ___ FIUO: X PUBI: ___

Drawing Title: **TWR-MEM**

Page Title: **OPTIONAL PORT**

Size	Document Number	Rev
C	SCH-26248 PDF: SPF-26248	B

Date: Wednesday, January 20, 2010 Sheet 5 of 5