


A

FPGA_Power
FPGA_POWER.SchDocPower
POWER.SchDoc

Title

Size
A4

Number

Revision

Date: 2019/1/8 Sheet of
File: M:\通用平台\catalog.SchDoc Drawn By:







A

B


C


D

A




Title		
Size	Number	Revision
A4		
Date:	2019/1/8	Sheet of
File:	M:\通用平台\..\FPGA_CONFIG.SchDoc	Drawn By:






VCCINT 1.0V 95mA+120mA
VCCO 3.3V 1mA+40mA * 4
VCCAUX 1.8V 22mA+40mA
VCCBRAM 1.0V 2mA + 60mA


Title			
Size A4	Number		Revision
Date:	2019/1/8	Sheet	of
File:	M:\通用平台\ \FPGA_POWER SchDoc	Drawn By:	






U5

MK64BG144



Title		
Size	Number	Revision
A3		
Date:	2019/1/8	Sheet of
File:	M4I通用平台\MCU.SchDoc	Drawn By:



A

A

B


B

C

C

D

D



Title

Size

A4

Number

Revision

Date:

2019/1/8


Sheet of

File:


M:\通用平台\..\MEMORY.SchDoc

Drawn By:


A




B



C



D



Title		
Size	Number	Revision
A3		
Date:	2019/1/8	Sheet of
File:	M:\项目\POWER.SchDoc	Drawn By:

