


A



B



C



Title		
Size A4	Number	Revision
Date: 2019/1/8	Sheet of	
File: M:\通用平台\catalog.SchDoc	Drawn By:	







A

B



C


D

A




Title		
Size	Number	Revision
A4		
Date:	2019/1/8	Sheet of
File:	M:\通用平台\..\FPGA_CONFIG.SchDoc	Drawn By:







VCCINT 1.0V 95mA+120mA  
 VCCO 3.3V 1mA+40mA \* 4  
 VCCAUX 1.8V 22mA+40mA  
 VCCBRAM 1.0V 2mA + 60mA

Title			
Size A4	Number		Revision
Date:	2019/1/8	Sheet	of
File:	M:\通用平台\AFPGA_POWER.SchDoc	Drawn By:	





Title		
Size A3	Number	Revision
Date: 2019/1/8		Sheet of 1 / 1
File: M:\通用平台\...\MCU.SchDoc		Drawn By:

A

A

B


B

C

C


D

D




Title		
Size	Number	Revision
A4		
Date: 2019/1/8	Sheet of	
File: M:\通用平台\..\MEMORY.SchDoc		Drawn By:


A




B



C



D



Title		
Size	Number	Revision
A3		
Date:	2019/1/8	Sheet of
File:	M:\项目\平台\...\POWER.SchDoc	Drawn By:

