

Title		
Size	Number	Revision
A4		
Date: File:	2018/12/24 M:\通用平台\..\catalog.SchDoc	Sheet of Drawn By:




1

2



3

4


A



B



C





Title		
Size	Number	Revision
A4		
Date:	2018/12/24	Sheet of
File:	M:\通用平台\..\FPGA_CONFIG.SchDwg	Drawn By:


1

2

3


4






VCCINT 1.0V 95mA+120mA
VCCO 3.3V 1mA+40mA * 4
VCCAUX 1.8V 22mA+40mA
VCCBARAM 1.0V 2mA + 60mA


Title			
Size A4	Number		Revision
Date:	2018/12/24	Sheet	of
File:	M:\通用平台\.\FPGA_POWER.SchDoc	Drawn By:	





A

3V3




B

A


B

C

C



3V3



D

D

Title

Size

A4

Number

Revision


Date: 2018/12/24

Sheet of

File: M:\通用平台\..\MEMORY.SchDoc


Drawn By:

A




B

A



C


B



D

C

Title		
Size	Number	Revision
A3		
Date: 2018/12/24	Sheet of	
File: M:\项目\POWER.SchDoc		Drawn By:



tear drop
silk note
logo

