

CMOS Sigma-Delta Converters – From Basics to State-of-the-Art

Basic Concepts and Architectures

Rocío del Río, Belén Pérez-Verdú and José M. de la Rosa



{rocio,belen,jrosa}@imse.cnm.es




KTH, Stockholm, April 23-27

OUTLINE



1. Introduction
2. Fundamentals of $\Sigma\Delta$ ADCs
 - Oversampling
 - Quantization noise shaping
 - Basic architecture
 - Classification of $\Sigma\Delta$ ADCs
3. Discrete-Time $\Sigma\Delta$ Modulators
 - Single-bit single-quantizer architectures
 - Dual quantization
 - Multi-bit quantization
 - Bandpass $\Sigma\Delta$ modulators
4. Continuous-Time $\Sigma\Delta$ Modulators
 - Basic concepts and topologies
 - Synthesis methods


Introduction: Basic ADC process



© IMSE-CNM ΣΔ Design Group

3


Introduction: Basic ADC process




© IMSE-CNM ΣΔ Design Group

4

Introduction: Resolution vs. conversion rate




Introduction: Quantization




Introduction: Quantization



Quantization input-output characteristic




Quantization error



White noise model


- If x varies randomly from sample to sample
- If the # of quantizer levels is high





© IMSE-CNM ΣΔ Design Group

7

Introduction: Quantization - white noise model



Probability Density Function




Quantization error power

$$\sigma^2(e) = \left[\frac{1}{\Delta} \int_{-\Delta/2}^{\Delta/2} e^2 de \right] = \frac{\Delta^2}{12}$$

Quantization error Power Spectral Density

$$S_E(f) = \frac{\sigma^2(e)}{f_s} = \frac{\Delta^2}{12f_s}$$




© IMSE-CNM ΣΔ Design Group

8

Introduction: Sampling




□ Oversampling




OSR $\equiv M \equiv$ Oversampling Ratio

□ Classification of ADCs

- ◆ Nyquist-rate ADCs ($M \sim 1$)



- ◆ Oversampling ADCs ($M > 1$)




© IMSE-CNM ΣΔ Design Group

9

Fundamentals of $\Sigma\Delta$ ADCs: Oversampling




■ PSD of oversampled quantization noise



■ In-Band Noise power (IBN or P_Q)


$$P_Q = \int_{f_{IF}-B_W/2}^{f_{IF}+B_W/2} 2S_E(f)df = \frac{B_W \Delta^2}{6f_s} = \frac{\Delta^2}{12M}$$



© IMSE-CNM ΣΔ Design Group

10

Fundamentals of $\Sigma\Delta$ ADCs: Performance Metrics



♦ N-bit Nyquist-Rate ADC

- $f_{s1} = f_N \equiv 2B_w$
- $\text{SNR}_{\max} = 10\log_{10}\left[\frac{3}{2}(2^N - 1)^2\right]$

♦ B-bit Oversampled ADC

- $f_{s2} = Mf_N (M > 1)$
- $\text{SNR}_{\max} = 10\log_{10}\left[\frac{3}{2}M(2^B - 1)^2\right]$



$$ENOB \approx \frac{\text{SNR}_{\max} - 1.76}{6.02} \approx \log_2(2^B - 1) + \frac{1}{2}\log_2(M) \quad (N > 1)$$

© IMSE-CNM $\Sigma\Delta$ Design Group


11

Fundamentals of $\Sigma\Delta$ ADCs: Performance Metrics



• SNDR / SINAD:

$$SNDR(\text{dB}) = 10\log_{10}\left(\frac{P_{\text{sig}}}{P_Q + P_H}\right)$$




• Effective Number Of Bits ENOB:

$$ENOB \approx \frac{SNDR - 1.76}{6.02}$$

• SFDR: Spurious-Free Dynamic Range

• Harmonic Distortion:

- ♦ HD_k , THD ,
- ♦ IM_3 , IP_3
- ♦ ...




© IMSE-CNM $\Sigma\Delta$ Design Group

12

Fundamentals of $\Sigma\Delta$ ADCs: Quantization Noise Shaping

Processing of the quantization error




In-band noise power and effective resolution

$$N_{TF}(z) = (1 - z^{-1})^L \Rightarrow S_{E_{HP}} = |N_{TF}(f)|^2 S_E$$

$$P_{E_{HP}} = \int_0^{B_w} S_{E_{HP}}(f) df \approx \frac{\Delta^2}{12} \frac{\pi^{2L}}{(2L+1)M^{2L+1}}$$




$$N \approx \log_2 \left[\frac{(2^B - 1)(2L+1)}{\pi^{2L}} \right] + \left(L + \frac{1}{2} \right) \log_2(M)$$



© IMSE-CNM $\Sigma\Delta$ Design Group

13


Fundamentals of $\Sigma\Delta$ ADCs: Basic $\Sigma\Delta$ ADC architecture



© IMSE-CNM $\Sigma\Delta$ Design Group

14


Fundamentals of $\Sigma\Delta$ ADCs: Nyquist-rate vs. $\Sigma\Delta$ ADCs



© IMSE-CNM $\Sigma\Delta$ Design Group

15

Fundamentals of $\Sigma\Delta$ ADCs: Basic $\Sigma\Delta M$ architecture




© IMSE-CNM $\Sigma\Delta$ Design Group

16


Fundamentals of $\Sigma\Delta$ ADCs: Classification of $\Sigma\Delta$ s



- Nature of the signals being handled: Low-pass vs. Band-pass



- Dynamics of the loop filter: Discrete-Time vs. Continuous-Time




- Number of bits of the embedded quantizer: single-bit vs. multi-bit
- Number of quantizers employed: single-loop, cascade, etc..
- Type of primitives available in the fabrication technology...

© IMSE-CNM $\Sigma\Delta$ Design Group

17

Fundamentals of $\Sigma\Delta$ ADCs: Basic control parameters




© IMSE-CNM $\Sigma\Delta$ Design Group

18

DT- $\Sigma\Delta$ Ms: 1st-order LP $\Sigma\Delta$ Modulator




$$N_{TF}(z)|_{z=1} \rightarrow 0 \quad \Rightarrow \quad \frac{1}{1+H(z)}|_{z=1} \rightarrow 0 \quad \Rightarrow \quad H(z) = \frac{1}{z-1}$$



- Using a linear model for the quantizer

$$Y(z) = z^{-1}X(z) + (1 - z^{-1})E(z)$$



$$DR(\text{dB}) \cong 10 \log_{10} \left(\frac{9M^3}{2\pi^2} \right)$$



© IMSE-CNM $\Sigma\Delta$ Design Group

19

DT- $\Sigma\Delta$ Ms: 1st-order LP $\Sigma\Delta$ Modulator





© IMSE-CNM $\Sigma\Delta$ Design Group

20

DT- $\Sigma\Delta$ Ms: 1st-order LP $\Sigma\Delta$ Modulator




Noise pattern



© IMSE-CNM $\Sigma\Delta$ Design Group

21


DT- $\Sigma\Delta$ Ms: 2nd-order LP $\Sigma\Delta$ Modulator



© IMSE-CNM $\Sigma\Delta$ Design Group

22

DT- $\Sigma\Delta$ Ms: 2nd-order LP $\Sigma\Delta$ Modulator



➡ Stability conditions:

$$g_{DAC1}g_{x2}g_q = 1$$

$$g_{DAC2} = 2g_{DAC1}g_{x2}$$

Linear analysis

$$Y(z) = z^{-2}X(z) + (1 - z^{-1})^2 E(z)$$



$$P_Q \cong \frac{\Delta^2 \pi^4}{60 M^5} \Rightarrow DR \cong \frac{15 M^5}{2\pi^4}$$

♦ Dependence on M : 15 dB/oct.

♦ Example: digitize a 10kHz signal with 16 bits

- $M = 150$ ($f_s = 3$ MHz) for a 2nd-order $\Sigma\Delta$ M
- $M = 1500$ ($f_s = 30$ MHz) for a 1st-order $\Sigma\Delta$ M


Output spectrum and noise pattern



© IMSE-CNM $\Sigma\Delta$ Design Group

23

DT- $\Sigma\Delta$ Ms: High-order Single-loop $\Sigma\Delta$ Modulators




2nd-order $\Sigma\Delta$ M

$$Y(z) = z^{-2}X(z) + (1 - z^{-1})^2 E(z)$$

$$g_1'g_2g_q = 1$$

$$g_2' = 2g_1'g_2$$

Stable for inputs in $[-0.9\Delta/2, +0.9\Delta/2]$
if $g_2' > 1.25g_1'g_2$ [Candy85]




Lth-order $\Sigma\Delta$ M

$$Y(z) = z^{-L}X(z) + (1 - z^{-1})^L E(z)$$

pure-differentiator FIR NTF

$$\|NTF\|_\infty = 2^L \text{ Prone to instability}$$



High-order $\Sigma\Delta$ loops are only conditionally stable [OptE90]

IIR NTFs

[Lee87]

$$NTF(z) = \frac{(z-1)^L}{D(z)} \quad (1)$$

- Zeros at $z = 1$
- Butterworth/Chebyshev poles



Gain adjusted to satisfy

$$\|NTF\|_\infty \sim 1.5$$


© IMSE-CNM $\Sigma\Delta$ Design Group

24

DT- $\Sigma\Delta$ Ms: High-order Single-loop $\Sigma\Delta$ Modulators



DT- $\Sigma\Delta$ Ms: High-order Cascade $\Sigma\Delta$ Modulators



$$Y(z) = z^{-L} X(z) + d_{2N-3} (1-z^{-1})^L E_N(z)$$

$$L = L_1 + L_2 + \dots + L_N$$

- HIGH-ORDER STABLE OPERATION is ensured by cascading low-order stages ($L_i = 1, 2$).
- Relationships among ECL and $\Sigma\Delta$ M to be fulfilled for perfect cancellation (NOISE LEAKAGE).

$d > 1$, interstage coupling

$$P_Q \cong d_{2N-3}^2 \cdot \frac{\Delta_N^2}{12} \cdot \frac{\pi^{2L}}{(2L+1)OSR^{(2L+1)}}$$

Systematic loss of resolution, but:

- Smaller than for single loops
- Independent of OSR


MASH $\Sigma\Delta$ Ms

- Each stage re-modulates a signal containing the quantization error in the previous one.
- Digital processing is used to cancel out all quantization errors, but that in the last stage.

$$NTF_i(z) = 0 \quad , i = 1, \dots, N-1$$

- Small spread of analog coeffs
- ECL can be easily implemented
- Performance close to ideal
- Suited at low oversampling

DT- $\Sigma\Delta$ Ms: High-order Cascade $\Sigma\Delta$ Modulators



2-2 $\Sigma\Delta$ M [Kare90]
4th-order 2-stage cascade


Noise leakage precludes the cascading of a large number of stages to be practical

Analog	Digital
$g_2' = 2g_1'g_2$	$d_0 = \frac{g_3'}{g_1'g_2g_3} - 1$
$g_4' = 2g_3''g_4$	$H_1(z) = z^{-2}$
	$d_1 = \frac{g_3''}{g_1'g_2g_3}$
	$H_2(z) = (1-z^{-1})^2$


- 1-1-1 $\Sigma\Delta$ M** [Mats87]
- 2-1 $\Sigma\Delta$ M** [Longo88]
- 2-2-1 $\Sigma\Delta$ M** [Vleu01]
- 2-1-1-1 $\Sigma\Delta$ M** [Rio00]
- 2-2-2 $\Sigma\Delta$ M** [Dedic94]

2-1-1 $\Sigma\Delta$ M [Yin94]
4th-order 3-stage cascade


Analog	Digital	
$g_2' = 2g_1'g_2$	$d_0 = \frac{g_3'}{g_1'g_2g_3} - 1$	$H_1(z) = z^{-1}$
$g_4' = g_3''g_4$	$d_1 = \frac{g_3''}{g_1'g_2g_3}$	$H_2(z) = (1-z^{-1})^2$
	$d_2 = 0$	$H_3(z) = z^{-1}$
$d_3 = \frac{g_4''}{g_1'g_2g_3g_4}$		$H_4(z) = (1-z^{-1})^3$



DT- $\Sigma\Delta$ Ms: Multi-bit $\Sigma\Delta$ Modulators



- ▼ Increased dynamic range
 B can trade for OSR (wideband)
- ▼ Better stability properties
More aggressive high-order NTFs
- ▼ DAC non-linearities are directly added to the input
The linearity of the $\Sigma\Delta$ M will be no better than that




FULL-PARALLEL ADC/DAC
(Typically $B < 6$)

DAC linearity limited by component mismatch


POSSIBLE APPROACHES

- Correcting DAC errors
 - Element Trimming
 - Analog Calibration
 - Digital Correction
- Decorrelating DAC errors from the input
 - DEM techniques
- Introducing DAC errors at a non-critical position
 - Dual quantization

DT- $\Sigma\Delta$ Ms: Multi-bit $\Sigma\Delta$ Modulators



- ▼ Increased dynamic range
 B can trade for OSR (wideband)
- ▼ Better stability properties
More aggressive high-order NTFs
- ▼ DAC non-linearities are directly added to the input
The linearity of the $\Sigma\Delta$ M will be no better than that



FULL-PARALLEL ADC/DAC
(Typically $B < 6$)

DAC linearity limited by component mismatch

Dynamic Element Matching (DEM)

- Elements selected to make DAC errors independent of the input signal
- Algorithms that try to average the error in each DAC level to zero (to push DAC errors to high freq.)
 - ▼ Randomization: Distortion transforms into white noise
 - ▼ Rotation: Distortion moves out of band (CLA)
 - ▼ Mismatch-shaping: 1st/2nd order (ILA, DWA, DDS)


DT- Σ Ms: Dual-quantization $\Sigma\Delta$ Modulators



Dual Quantization


- Combines 1-bit and multi-bit quantizers (linearity/reduced error)

Concept applied to single-loop $\Sigma\Delta$ Ms [Harr91]



Concept applied to cascade $\Sigma\Delta$ Ms [Bran91]

- Multi-bit quantization usually applied only in the last stage
- DAC errors shaped by $L-L_N$
Relaxes DAC requirements
- Noise leakage (inherent to cascades)




© IMSE-CNM $\Sigma\Delta$ Design Group

31

DT- $\Sigma\Delta$ Ms: Bandpass $\Sigma\Delta$ Modulators - IF Digitization




Analog Domain \longleftrightarrow Digital Domain





© IMSE-CNM $\Sigma\Delta$ Design Group

32

DT- $\Sigma\Delta$ Ms: Bandpass $\Sigma\Delta$ Modulators



$$Y(z) = S_{TF}(z)X(z) + N_{TF}(z)E(z)$$



$$H_{bp}(z) = \left[\frac{N_{RES}(z)}{(1-z^{-1}z_n)(1-z^{-1}z_n^*)} \right]^L \quad (z_n = e^{2\pi f_n T_s})$$

$$(N_{RES}(z) + (1-z^{-1}z_n)(1-z^{-1}z_n^*) = 1) \Rightarrow N_{TF}(z) = [1 - 2 \cos(2\pi f_n T_s) z^{-1} + z^{-2}]^L$$

© IMSE-CNM $\Sigma\Delta$ Design Group




33

DT- $\Sigma\Delta$ Ms: Bandpass $\Sigma\Delta$ Modulators



$$P_Q \cong \frac{(\sin[2\pi f_n T_s])^{2L} \pi^{2L} X_{FS}^2}{12(2^N - 1)^2 (2L + 1) M^{(2L + 1)}}$$


$$DR \cong \frac{3(2^N - 1)^2 (2L + 1) M^{2L + 1}}{2\pi^{2L} (\sin[2\pi f_n T_s])^{2L}}$$



© IMSE-CNM $\Sigma\Delta$ Design Group

34


DT- $\Sigma\Delta$ Ms: Bandpass $\Sigma\Delta$ Ms - Signal band location



© IMSE-CNM $\Sigma\Delta$ Design Group

35


DT- $\Sigma\Delta$ Ms: LP-to-BP Transformation Method



© IMSE-CNM $\Sigma\Delta$ Design Group

36


DT- $\Sigma\Delta$ Ms: LP-to-BP Transformation Method



© IMSE-CNM $\Sigma\Delta$ Design Group

37

DT- $\Sigma\Delta$ Ms: LP-to-BP Transformation Method




© IMSE-CNM $\Sigma\Delta$ Design Group

38

DT- $\Sigma\Delta$ Ms: Bandpass $\Sigma\Delta$ Modulators



■ Other BP- $\Sigma\Delta$ M architectures




© IMSE-CNM $\Sigma\Delta$ Design Group

39


DT- $\Sigma\Delta$ Ms: Bandpass $\Sigma\Delta$ ADCs - Decimation



■ Bandpass decimation



■ Efficient decimation



© IMSE-CNM $\Sigma\Delta$ Design Group


40

CT- $\Sigma\Delta$ Ms: Basic Concepts




□ Discrete-Time $\Sigma\Delta$ Ms

- ◆ DT loop filter
- ◆ All internal signals are DT
- ◆ Sampling at the input



□ Continuous-Time $\Sigma\Delta$ Ms



- ◆ CT front (loop filter) part
- ◆ DT back (quantizer) part
- ◆ Sampling inside the loop



© IMSE-CNM $\Sigma\Delta$ Design Group

41

CT- $\Sigma\Delta$ Ms: Basic Concepts



□ Pros of CT- $\Sigma\Delta$ Ms

- ◆ Implicit anti-aliasing filter
- ◆ Less impact of sampling errors
- ◆ No input switches – potentially better for low-voltage supply
- ◆ No “settling” error at the loop filter circuitry
- ◆ Potentially larger operation speed with less power consumption
- ◆ No sampling of the noise at the input capacitors
- ◆ Reduced digital noise coupling

□ Counters of CT- $\Sigma\Delta$ Ms

- ◆ Very involved dynamic due to the combination of non-linearity, CT and DT
- ◆ larger impact of circuit non-linearities
- ◆ Time constant tuning is needed for correct loop filtering
- ◆ Large sensitive to time uncertainty (“jitter”)

© IMSE-CNM $\Sigma\Delta$ Design Group


42

CT- $\Sigma\Delta$ Ms: Basic Concepts




□ Linear analysis of CT- $\Sigma\Delta$ Ms, assuming [Bree01]:


- ◆ Linear model for the quantizer
- ◆ DAC gain is unity in the signal bandwidth



$$Y(f) \equiv \frac{H(f)}{1+H(f)} \cdot X(f) + \frac{1}{1+H(f)} \cdot E(f)$$



□ Example: Lth-order, B-bit single-loop architecture



$$Y(f) \equiv \frac{g_1}{g'_1} \cdot X(f) + (2\pi f \tau)^L \cdot E_q(f) \quad \Rightarrow \quad DR = \frac{3(2^B - 1)^2 (2L + 1) M^{2L+1}}{2\pi^{2L}}$$

© IMSE-CNM $\Sigma\Delta$ Design Group


43

CT- $\Sigma\Delta$ Ms: Synthesis Methods




□ DT-to-CT synthesis method: pulse invariant transformation (freq. domain)

- ◆ Find an equivalent DT $\Sigma\Delta$ M that fulfils the required specifications
- ◆ Based on a DT-to-CT equivalence [Cher00]



DAC	$H(z)$	$H(s)$
NRZ	$\frac{z^{-1} \cdot (1-z^{-1})}{1+z^{-2}}$	
RZ	$\frac{\left(1-\frac{\sqrt{2}}{2}\right) \cdot z^{-1} - \left(\frac{\sqrt{2}}{2} \cdot z^{-2}\right)}{1+z^{-2}}$	$\frac{\omega_o \cdot s}{s^2 + \omega_o^2}$
HRZ	$\frac{\frac{\sqrt{2}}{2} \cdot z^{-1} - \left(\left(1-\frac{\sqrt{2}}{2}\right) \cdot z^{-2}\right)}{1+z^{-2}}$	

Open-loop configuration



$$\frac{X_1(z)}{Y(z)} = Z \left[L^{-1} [DAC(s)H(s)] \Big|_{t=nT_s} \right]$$

© IMSE-CNM $\Sigma\Delta$ Design Group


44

CT- $\Sigma\Delta$ Ms: Synthesis Methods



□ Application of DT-to-CT method to cascade CT $\Sigma\Delta$ Ms

- ◆ Every state variable and DAC output must be connected to the integrator input of the ulterior stages in the cascade [Ortm01]
- ◆ Increases the number of analog components (transconductors and amplifiers)



© IMSE-CNM $\Sigma\Delta$ Design Group

45

CT- $\Sigma\Delta$ Ms: Synthesis Methods




□ Direct synthesis method [Bree01]

- ◆ Uses the desired NTF as a starting point, (as for the DT case)
- ◆ An Inverse Chevichev distribution of the NTF zeros has advantages in terms of SNR and stability

□ Application to cascade architectures [Tort06]

- ◆ Optimum placement of poles/zeroses of the NTF
- ◆ Synthesis of both analog and digital part of the cascade CT $\Sigma\Delta$ Modulator
- ◆ Reduced number number of analog components



© IMSE-CNM $\Sigma\Delta$ Design Group


46

CT- $\Sigma\Delta$ Ms: Synthesis Methods



□ Direct synthesis of cascade architectures (I) [Tort06]

- ◆ Sensitivity to mismatch (gm , C)
- ◆ A 2-1-1 example




© IMSE-CNM $\Sigma\Delta$ Design Group

47

CT- $\Sigma\Delta$ Ms: Synthesis Methods



□ Direct synthesis of cascade architectures (II) [Tort06]



$$\begin{aligned}
 y_o(z) &= \sum_{k=1}^m y_k(z) CL_k(z) \\
 E_k(z) + \sum_{i=1}^{k-1} Z_{ik} y_i(z) & \\
 y_k(z) &= \frac{-Z_{km} CL_m}{1 - Z_{kk}} \\
 CL_k(z) &= \frac{-Z_{km} CL_m}{1 - Z_{mm}} \\
 Z_{km} &\equiv Z \left(L^{-1}(H_D F_{km}) \Big|_{n T_s} \right)
 \end{aligned}$$


© IMSE-CNM $\Sigma\Delta$ Design Group

48

CT- $\Sigma\Delta$ Ms: Synthesis Methods



□ A case study: A 12-bit@20MHz, 4-b, 2-1-1 CT $\Sigma\Delta$ M for VDSL [Tort06]



© IMSE-CNM ΣΔ Design Group

49

General References



- [Bree01] L. Breems and J.H. Huijsing, *Continuous-Time Sigma-Delta Modulation for A/D Conversion in Radio Receivers*. Kluwer Academic Publishers, 2001.
- [Cherr00] J.A. Cherry and W.M. Snellgrove, *Continuous-Time Delta-Sigma Modulators for High-Speed A/D Conversion*. Kluwer Academic Publishers, 2000.
- [Engel99] J.V. Engelen and R. van de Plassche, *BandPass Sigma-Delta Modulators: Stability Analysis, Performance and Design Aspects*. Kluwer Academic Publishers, 1999.
- [Geer02] Y. Geerts, M. Steyaert and W. Sansen: "Design of Multi-bit Delta-Sigma A/D Converters". Kluwer, 2002.
- [Mede99] F. Medeiro, B. Pérez-Verdú, and A. Rodríguez-Vázquez, *Top-Down Design of High-Performance Sigma-Delta Modulators*. Kluwer Academic Publishers, 1999.
- [Nors97] S.R. Norsworthy, R. Schreier, and G.C. Temes (Editors), *Delta-Sigma Data Converters: Theory, Design and Simulation*. IEEE Press, New York 1997.
- [Pelu99] V. Peluso, M. Steyaert, and W. Sansen, *Design of Low-Voltage Low-Power CMOS Delta-Sigma A/D Converters*. Kluwer Academic Publishers, 1999.
- [Rabi99] S. Rabii and B.A. Wooley, *The Design of Low-Voltage, Low-Power Sigma-Delta Modulators*. Kluwer Academic Publishers, 1999.
- [Rio06] R. del Río, F. Medeiro, B. Pérez-Verdú, J.M. de la Rosa and A. Rodríguez-Vázquez, *CMOS Cascade Sigma-Delta Modulators for Sensors and Telecom: Error Analysis and Practical Design*. Springer, 2006.
- [Rodr03] A. Rodríguez-Vázquez, F. Medeiro and E. Janssens, *CMOS Telecom Data Converters*. Kluwer Academic Publishers, 2003.
- [Rosa02] J.M. de la Rosa, B. Pérez-Verdú, and A. Rodríguez-Vázquez, *Systematic Design of CMOS Switched-Current Bandpass Sigma-Delta Modulators for Digital Communication Chips*. Kluwer Academic Publishers, 2002.
- [Shoa95] O. Shoaei, *Continuous-Time Delta-Sigma A/D Converters for High Speed Applications*. Ph.D. Dissertation, Carleton University, 1995.

© IMSE-CNM ΣΔ Design Group

50