
sdata_i
Vaux1
Vaux5
Vaux6
Vaux9
Vaux13
Vaux15
Vp_Vn
audio_clk_10MHz
bclk
lrclk
sdata_o
arduino_direct_iic
arduino_direct_spi
arduino_gpio
codec_addr[1:0]
hdmi_in_ddc
hdmi_in_hpd[0:0]
hdmi_out_hpd[0:0]
pmoda_rpi_gpio
pmodb_gpio
rpi_gpio
M_AXI_0
M_AXI_0_ARESETN[0:0]
GPIO_0[31:0]
M_AXI_0_CLK
DDR
FIXED_IO
IIC_1
LCD_SPI
LCD_GPIO
rgbleds_6bits
sws_2bits
btns_4bits
leds_4bits
hdmi_out
rst_ps7_0_fclk3
slowest_sync_clk
ext_reset_in
aux_reset_in
mb_debug_sys_rst
dcm_locked
mb_reset
bus_struct_reset[0:0]
peripheral_reset[0:0]
interconnect_aresetn[0:0]
peripheral_aresetn[0:0]
Processor System Reset
ps7_0_axi_periph1
S00_AXI
ACLK
ARESETN
S00_ACLK
S00_ARESETN
M00_ACLK
M00_ARESETN
M01_ACLK
M01_ARESETN
M02_ACLK
M02_ARESETN
M03_ACLK
M03_ARESETN
M04_ACLK
M04_ARESETN
M00_AXI
M01_AXI
M02_AXI
M03_AXI
M04_AXI
AXI Interconnect
axi_protocol_convert_0
S_AXI
aclk
aresetn
M_AXI
AXI Protocol Converter
simple_io_0
S00_AXI
s00_axi_aclk
s00_axi_aresetn
GPIO[31:0]
simple_io_v1.0 (Pre-Production)
ps7_0
S_AXI_HP0_FIFO_CTRL
S_AXI_HP0
M_AXI_GP0_ACLK
M_AXI_GP1_ACLK
S_AXI_HP0_ACLK
IRQ_F2P[2:0]
ZYNQ
GPIO_0
DDR
FIXED_IO
IIC_1
USBIND_0
M_AXI_GP0
M_AXI_GP1
FCLK_CLK0
FCLK_CLK1
FCLK_CLK2
FCLK_CLK3
FCLK_RESET0_N
ZYNQ7 Processing System
axi_quad_spi_0
AXI_LITE
ext_spi_clk
s_axi_aclk
s_axi_aresetn
SPI_0
ip2intc_irpt
AXI Quad SPI
lcd_gpio
S_AXI
s_axi_aclk
s_axi_aresetn
GPIO
AXI GPIO
rst_ps7_0_fclk0
slowest_sync_clk
ext_reset_in
aux_reset_in
mb_debug_sys_rst
dcm_locked
mb_reset
bus_struct_reset[0:0]
peripheral_reset[0:0]
interconnect_aresetn[0:0]
peripheral_aresetn[0:0]
Processor System Reset
rst_ps7_0_fclk1
slowest_sync_clk
ext_reset_in
aux_reset_in
mb_debug_sys_rst
dcm_locked
mb_reset
bus_struct_reset[0:0]
peripheral_reset[0:0]
interconnect_aresetn[0:0]
peripheral_aresetn[0:0]
Processor System Reset
xlconcat_0
In0[0:0]
In1[0:0]
In2[0:0]
dout[2:0]
Concat
ps7_0_axi_periph
S00_AXI
ACLK
ARESETN
S00_ACLK
S00_ARESETN
M00_ACLK
M00_ARESETN
M01_ACLK
M01_ARESETN
M02_ACLK
M02_ARESETN
M03_ACLK
M03_ARESETN
M04_ACLK
M04_ARESETN
M05_ACLK
M05_ARESETN
M06_ACLK
M06_ARESETN
M07_ACLK
M07_ARESETN
M00_AXI
M01_AXI
M02_AXI
M03_AXI
M04_AXI
M05_AXI
M06_AXI
M07_AXI
AXI Interconnect
rgbleds_gpio
S_AXI
s_axi_aclk
s_axi_aresetn
GPIO
AXI GPIO
switches_gpio
S_AXI
s_axi_aclk
s_axi_aresetn
GPIO
ip2intc_irpt
AXI GPIO
btns_gpio
S_AXI
s_axi_aclk
s_axi_aresetn
GPIO
ip2intc_irpt
AXI GPIO
leds_gpio
S_AXI
s_axi_aclk
s_axi_aresetn
GPIO
ip2intc_irpt
AXI GPIO
video
S_AXI_LITE
s00_axi
ctrl
s_axi_aclk
aclk
s00_axi_aresetn
aresetn
v_tc_0
ctrl
clk
clken
s_axi_aclk
s_axi_aclken
gen_clken
sof_state
resetn
s_axi_aresetn
fsync_in
vtiming_out
irq
fsync_out[0:0]
Video Timing Controller
axi_dynclk_0
s00_axi
REF_CLK_I
s00_axi_aclk
s00_axi_aresetn
PXL_CLK_O
PXL_CLK_5X_O
LOCKED_O
Dynamic Clock Generator (Pre-Production)
v_axi4s_vid_out_0
video_in
vtiming_in
aclk
aclken
aresetn
fid
vid_io_out_clk
vid_io_out_ce
vid_io_out_reset
vid_io_out
vtg_ce
locked
overflow
underflow
fifo_read_level[12:0]
status[31:0]
sof_state_out
AXI4-Stream to Video Out
rgb2dvi_0
RGB
aRst_n
PixelClk
SerialClk
TMDS
oen
RGB to DVI Video Encoder (Source) (Pre-Production)
TMDS
axi_vdma_0
S_AXI_LITE
s_axi_lite_aclk
m_axi_mm2s_aclk
m_axis_mm2s_aclk
axi_resetn
mm2s_frame_ptr_in[5:0]
M_AXI_MM2S
M_AXIS_MM2S
mm2s_frame_ptr_out[5:0]
mm2s_introut
AXI Video Direct Memory Access
axis_subset_converter_0
S_AXIS
aclk
aresetn
M_AXIS
AXI4-Stream Subset Converter
axi_smc
S00_AXI
aclk
aresetn
M00_AXI
AXI SmartConnect
M00_AXI
mm2s_introut
hdmi_oen
irq
xlconstant_0
dout[0:0]
Constant