Instruction	Action	Opcode	Clk	Rising Edge	Falling Edge	Control Signals	Select Signals
Fetch	fetch instruction from memory		1	put address to read from into bus from PC	put address into MR; increment PC	Epc,Lmr,lpc	
			2	read opcode from memory to bus	load opcode to IR; decode to MS	RD,Lir,Lms	
nop	does literally nothing	00	3			End	
adi xx	add immediate	01	3	put address to read from into bus from PC	put address into MR; increment PC	Epc,Lmr,lpc	
			4	read value from memory to bus	load value from bus to OR	RD,Lor	
			5	put previous AR and OR values in ALU	put output of ALU in AR	Eor,Ear,Lar,End	Salu->ADD
sbi xx	subtract immediate	02	3	put address to read from into bus from PC	put address into MR; increment PC	Epc,Lmr,lpc	
			4	read value from memory to bus	load value from bus to OR	RD,Lor	
			5	put previous AR and OR values in ALU	put output of ALU in AR	Eor,Ear,Lar,End	Salu->SUB
xri xx	xor immediate	03	3	put address to read from into bus from PC	put address into MR; increment PC	Epc,Lmr,lpc	
			4	read value from memory to bus	load value from bus to OR	RD,Lor	
			5	put previous AR and OR values in ALU	put output of ALU in AR	Eor,Ear,Lar,End	Salu->XOR
ani xx	bitwise add immediate	04	3	put address to read from into bus from PC	put address into MR; increment PC	Epc,Lmr,Ipc	
			4	read value from memory to bus	load value from bus to OR	RD,Lor	
			5	put previous AR and OR values in ALU	put output of ALU in AR	Eor,Ear,Lar,End	Salu->AND
ori xx	bitwise or immediate	05	3	put address to read from into bus from PC	put address into MR; increment PC	Epc,Lmr,Ipc	
			4	read value from memory to bus	load value from bus to OR	RD,Lor	
			5	put previous AR and OR values in ALU	put output of ALU in AR	Eor,Ear,Lar,End	Salu->OR
	compare immediate	06	3	put address to read from into bus from PC	put address into MR; increment PC	Epc,Lmr,Ipc	
cmi xx			4	read value from memory to bus	load value from bus to OR	RD,Lor	
			5	put previous AR and OR values in ALU		Eor,Ear,End	Salu->CMP
stop	shuts down the processor	07	3			End,StopClock	
	returns to address on top of stack if flag is true	08-0F	3	if <fl> is 0, skip 4 and 5</fl>		Efl,End if <fl>'</fl>	Sfl-> <fl></fl>
ret <fl></fl>			4	put address of top of stack on the bus I.e. SP	load bus to MR; increment SP	Esp,Lmr,Isp	
			5	read address from memory to bus	load address into PC	RD,Lpc,End	
add <r></r>	add AR to <r></r>	10-1F	3	put value from <r> onto bus</r>	load value from bus to OR	Erg,Lor	Srg-> <r></r>
			4	put value from AR to ALU	load value from ALU to AR	Eor, Ear,Lar,End	Salu->ADD
sub <r></r>	subtract <r> from AR</r>	20-2F	3	put value from <r> onto bus</r>	load value from bus to OR	Erg,Lor	Srg-> <r></r>
			4	put value from AR to ALU	load value from ALU to AR	Eor,Ear,Lar,End	Salu->SUB
xor <r></r>	xor AR with <r></r>	30-3F	3	put value from <r> onto bus</r>	load value from bus to OR	Erg,Lor	Srg-> <r></r>
			4	put value from AR to ALU	load value from ALU to AR	Eor,Ear,Lar,End	Salu->XOR
and <r></r>	and AR with <r></r>	40-4F	3	put value from <r> onto bus</r>	load value from bus to OR	Erg,Lor	Srg-> <r></r>
			4	put value from AR to ALU	load value from ALU to AR	Eor,Ear,Lar,End	Salu->AND

or <r></r>	or AR with <r></r>	50-5F	3	put value from <r> onto bus</r>	load value from bus to OR	Erg,Lor	Srg-> <r></r>
	O. Far tiren at	20 01	4	put value from AR to ALU	load value from ALU to AR	Eor,Ear,Lar,End	Salu->OR
cmp <r></r>	compare AR with <r></r>	60-6F	3	put value from <r> onto bus</r>	load value from bus to OR	Erg,Lor	Srg-> <r></r>
			4	put value from AR to ALU		Eor,Ear,End	Salu->CMP
movs <r></r>	moves value from <r> to AR</r>	70-7F	3	put values from <r> onto bus</r>	load value from ALU to AR( <r> value is passed)</r>	Erg,Lar,End	Srg-> <r>, Salu-&gt;PASSO</r>
movd <r></r>	moves value from AR to <r></r>	80-8F	3	put value from AR onto bus	load value from bus to <r></r>	Ear,Lrg,End	Srg-> <r></r>
movi <r> xx</r>	move value xx to <r></r>	90-9F	3	put address to red from into bus from PC	put address into MR; increment PC	Epc,Lmr,lpc	
			4	read value from memory to bus	load value into <r></r>	RD,Lrg,End	Srg-> <r></r>
stor <r></r>	writes value from <r> to memory in location given by AR</r>	A0-AF	3	put address from AR onto bus	load address into MR	Ear,Lmr	
			4	put value from <r> onto bus</r>	write value from bus onto memory	Erg,WR,End	Srg-> <r></r>
load <r></r>	reads value from memory to <r> in location given by AR</r>	BO-BF	3	put address from AR onto bus	load address into MR	Ear,Lmr	
			4	read value from memory to bus	load value into <r></r>	RD,Lrg,End	Srg-> <r></r>
	pushes value from <r> to top of stack</r>	CO-CF	3		decrements SP to location of top of stack	Dsp	
push <r></r>			4	put address of top of stack on the bus i.e. SP	load address into MR	Esp,Lmr	
			5	put value from <r> onto bus</r>	write value from bus onto memory	Erg,WR,End	Srg-> <r></r>
_	pops value from top of stack to <r></r>	D0-DF	3	put address of top of stack on the bus i.e. SP	loads address into MR; increment SP	Esp,Lmr,lsp	
pop <r></r>			4	read value from top of stack to bus	load value from bus onto <r></r>	RD,Lrg,End	Srg-> <r></r>
	if flag value is 1, program jumps		3	if <fl> is 0, skip 4; put address from PC to bus</fl>	load address into MR; increment PC	Epc,Lmr,lpc, Efl,End if <fl>'</fl>	Sfl-> <fl></fl>
jumpd <fl> xx</fl>	to given address xx	E0-E7	4	put address from memory onto bus	load address onto PC	RD,Lpc,End	
	if flag value is 1, program jumps to address in AR	E8-EF	3	if <fl> is 0, skip 4</fl>		Efl,End if <fl>'</fl>	Sfl-> <fl></fl>
jumpr <fl></fl>			4	put address from AR onto bus	load address onto PC	Ear,Lpc,End	
	if flag value is 1, program stores current address in stack and jumps to given address xx	F0-F7	3	if <fl> is 0, skip 4,5,6,7; put address from PC to bus</fl>	load address into MR; increment PC	Epc,Lmr,lpc, Efl,End if <fl>'</fl>	Sfl-> <fl></fl>
			4	put address from memory onto bus	load address into OR; decrement SP to location on top of stack	RD,Lor,Dsp	
cd <fl> xx</fl>			5	put address of top of stack on the bus i.e. SP	load address into MR	Esp,Lmr	
			6	put address from PC to the bus	write address from PC to the top of stack	Epc,WR	
			7	put address from OR(taken from memory) onto bus	load address onto PC	Eor,Lpc,End	
cr <fl></fl>	if flag value is 1, program stores current address in stack and jumps to address in AR	F8-FF	3	if <fl> is 0, skip 4,5,6,7</fl>		Efl,End if <fl>'</fl>	Sfl-> <fl></fl>
			4		decrements SP to location of top of stack	Dsp	
			5	put address of top of stack on the bus i.e. SP	load address into MR	Esp,Lmr	
			6	put address from PC to the bus	write address from PC to the top of stack	Epc,WR	
			7	put address from AR onto bus	load address onto PC	Ear,Lpc,End	