Skip to content
New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

Добавить новые языки #60

Open
guestinho opened this issue Aug 24, 2021 · 1 comment
Open

Добавить новые языки #60

guestinho opened this issue Aug 24, 2021 · 1 comment

Comments

@guestinho
Copy link

guestinho commented Aug 24, 2021

  • TypeScript
  • Coq
  • Rust

Добавляйте в комментарии

@j123123
Copy link

j123123 commented Dec 21, 2021

VHDL, Verilog

Sign up for free to join this conversation on GitHub. Already have an account? Sign in to comment
Labels
None yet
Projects
None yet
Development

No branches or pull requests

2 participants