RISC-V Processor Design


Fascicle 8: Yosys/Icestorm/Arachnepnr/Nextpnr tools

(15 minutes) May 2019

Phillip Stanley-Marbell

Department of Engineering, University of Cambridge http://physcomp.eng.cam.ac.uk





By the end of today's session, you will be able to:

• Use the Yosys, Archacnepnr and Nextpnr tools for synthesis and place/route

- Use the Yosys, Archacnepnr and Nextpnr tools for synthesis and place/route
- 2 Use Yosys to simulate parts of a combinational circuit

- Use the Yosys, Archacnepnr and Nextpnr tools for synthesis and place/route
- 2 Use Yosys to simulate parts of a combinational circuit
- 13 Use Yosys to check whether certain signal values are possible in your design

- Use the Yosys, Archacnepnr and Nextpnr tools for synthesis and place/route
- 2 Use Yosys to simulate parts of a combinational circuit
- 1 Use Yosys to check whether certain signal values are possible in your design
- 4 Use Yosys to visualize your at the RTL, gate, and Verilog block levels

```
module e4Encoder_8bitData_1bitControl(dataIn, worstCaseDeviationCode, encoderOut);
       input
                        [7:0]
                               dataIn;
                               worstCaseDeviationCode;
       input
                        [0:0]
       output reg
                               encoderOut;
                       [7:0]
                               MlencoderOut;
                        [7:0]
       reg
                               M1dataIn;
                        [7:0]
       reg
       always @ (*)
       begin
               case (worstCaseDeviationCode)
                       1'b0:
                       begin
                               M1dataIn = 8'h00;
                       end
                       1'b1:
                       begin
                               M1dataIn = dataIn;
                       end
               endcase
               /*
                       M1dataIn => worst-case deviation is '10'
                 */
               case (M1dataIn)
                       8'h00,8'h01,8'h02,8'h03,
                       8'h04,8'h05,8'h06,8'h07,
                       8'h08,8'h09,8'h0A
                                                : M1encoderOut = 8'h00;
                       8'h0B
                                                : M1encoderOut = 8'h01;
                                                : MlencoderOut = 8'h03;
                       8'h0C,8'h0D
                       8'h0E,8'h10,8'h11
                                                : MlencoderOut = 8'h07;
                       8'h0F,8'h12,8'h13,8'h14,
                       8'h15,8'h16,8'h17,8'h18,
```

...

```
8'hF5,8'hF6,8'hF7,8'hF8,
                       8'hF9,8'hFA,8'hFB,8'hFC,
                       8'hFD,8'hFE,8'hFF
                                                : MlencoderOut = 8'hFF;
                                                : MlencoderOut = 8'h00;
                       default
               endcase /* M1dataIn */
                       Select the final output from amongst the sub-encoder blocks.
                 */
               case (worstCaseDeviationCode)
                       1'b0: encoderOut = dataIn;
                       1'b1: encoderOut = M1encoderOut;
                       default : encoderOut = dataIn;
               endcase
       end /* always @ (*) */
endmodule /* e4Encoder_8bitData_1bitControl */
```

Use Yosys to Apply an Input to Combinational Logic

\$ yosys -p "hierarchy -check; proc; opt; fsm; opt; memory; opt; eval -set
dataIn 8'h33 -set worstCaseDeviationCode 1'b1 -show M1dataIn -show M1encoder
-show encoderOut" e4Encoder_8bitData_1bitControl.v

```
[questions:doos/ice40-VDBS-hg/verilog] pip%
```

Use Yosys to Apply an Input to Combinational Logic

\$ yosys -p "hierarchy -check; proc; opt; fsm; opt; memory; opt; eval -set
dataIn 8'h33 -set worstCaseDeviationCode 1'b1 -show M1dataIn -show M1encoder
-show encoderOut" e4Encoder_8bitData_1bitControl.v

```
[questions:doos/ice40-VDBS-hg/verilog] pip%
```

Use Yosys to Evaluate a Truth Table for a Combinational Block 12

```
$ yosys -p "hierarchy -check; proc; opt; fsm; opt; memory; opt; eval -table
worstCaseDeviationCode,dataIn" e4Encoder_8bitData_1bitControl.v
```

```
[questions:doos/ice40-VDBS-hg/verilog] pip% [
```

Use Yosys to Evaluate a Truth Table for a Combinational Block 12

```
$ yosys -p "hierarchy -check; proc; opt; fsm; opt; memory; opt; eval -table
worstCaseDeviationCode,dataIn" e4Encoder_8bitData_1bitControl.v
```

```
[questions:doos/ice40-VDBS-hg/verilog] pip% [
```

Use Yosys to Check Satisfiability for a Set of Conditions 12

```
$ yosys -p "hierarchy -check; proc; opt; fsm; opt; memory; opt; sat -set
encoderOut 8'b01111111" e4Encoder_8bitData_1bitControl.v
```

```
[questions:doos/ice40-VDBS-hg/verilog] pip%
```

Use Yosys to Check Satisfiability for a Set of Conditions 12

```
$ yosys -p "hierarchy -check; proc; opt; fsm; opt; memory; opt; sat -set
encoderOut 8'b01111111" e4Encoder_8bitData_1bitControl.v
```

```
[questions:doos/ice40-VDBS-hg/verilog] pip%
```

Use Yosys to Visualize Design at the Logic Gate Level 12

```
$ yosys -p 'hierarchy -check; proc; opt; fsm; opt; memory; opt; techmap; opt;
splitnets -ports; show -lib ./simlib.v -format pdf -prefix
e4Encoder_8bitData_1bitControl-cmos -colors 33 -width -stretch'
e4Encoder_8bitData_1bitControl.v
```

```
[questions:doos/ice40-VDBS-hg/verilog] pip% [
```

Use Yosys to Visualize Design at the Logic Gate Level 12

```
$ yosys -p 'hierarchy -check; proc; opt; fsm; opt; memory; opt; techmap; opt;
splitnets -ports; show -lib ./simlib.v -format pdf -prefix
e4Encoder_8bitData_1bitControl-cmos -colors 33 -width -stretch'
e4Encoder_8bitData_1bitControl.v
```

```
[questions:doos/ice40-VDBS-hg/verilog] pip% [
```

Use Yosys to Visualize Design at the RTL-Block Level 12

\$ yosys -p 'hierarchy -check; proc; opt; fsm; opt; memory; opt; show -format pdf -prefix e4Encoder_8bitData_1bitControl-rtl -colors 33 -width -stretch' e4Encoder 8bitData 1bitControl.v

```
[questions:doos/ice40-VDBS-hg/verilog] pip% [
```

Use Yosys to Visualize Design at the RTL-Block Level 12

\$ yosys -p 'hierarchy -check; proc; opt; fsm; opt; memory; opt; show -format pdf -prefix e4Encoder_8bitData_1bitControl-rtl -colors 33 -width -stretch' e4Encoder 8bitData 1bitControl.v

```
[questions:doos/ice40-VDBS-hg/verilog] pip% [
```

Things to Do

O Drop off a "muddiest point" sheet when you can

