

William Beach

CDA3203 - Online Section 10/18/2022 Z23194964








In lab 1, I've recreated 2 to 1, 4 to 1, 8 to 1, and 16 to 1 multiplexers. The 2 to 1 multiplexer circuit was initially designed with AND-OR-NOT gates but for speed and cost, I converted all the gates to NAND gates. The following consecutive circuits are all built using the 2 to 1, 4 to 1, and 8 to 1 recycled multiplexer components. This report includes the project settings, vector waveform files, VHDL code, and circuit drawings with only NAND gates (drawn using https://app.diagrams.net/) for each

multiplexer.



Original Equation: F = (X1 && S') + (X2 && S)


- 1. Two 2-input AND Gates
- 2. One 2-input OR Gate
- 3. One inverter

Converted to only NAND Gates:


F = ((S NAND S) NAND X1) NAND (S NAND X2)

- 1. One inverter NAND gate
- 2. Three double input NAND gates


Truth Table for 2 to 1 Multiplexer




https://www.researchgate.net/figure/a-Multiplexer-schematic-structure-b-truthtable-of-the-mux-based-on-inputs-ctruth_fig14_340612297




Lab 1 Project settings Mux2to1 in Altera Quartus



VHDL Code for 2 to 1 Multiplexer in Altera Quartus



Vector Waveform Timing Diagram for 2 to 1 Multiplexer in Altera Quartus




Truth Table for 2 to 1 Multiplexer

C1 C0


Mux4to1_BeachWilliam.vhd

:

= 2 LIBRARY ieee;




https://www.researchgate.net/figu re/MUX-graphical-symbol-atruth-table-b fig1 257799438




Lab 1 Project settings Mux4to1 in Altera Quartus

```
USE ieee.std_logic_l164.all;
4
           ENTITY Mux4tol_BeachWilliam IS
                PORT (I0, 11, I2, I3, s0, s1 :IN STD_LOGIC;
۸.*
B
                                              :OUT STD_LOGIC);
            END Mux4tol_BeachWilliam;
+=
           ARCHITECTURE LogicFuncl OF Mux4tol_BeachWilliam IS
            SIGNAL fl, f2
                              : STD LOGIC:
賃
       10
           COMPONENT Mux2tol_BeachWilliam
1
       11
                PORT(x1, x2, s: IN STD_LOGIC;
       12
                              : OUT STD_LOGIC);
%
            END COMPONENT;
       13
%
       14
            BEGIN
                \label{eq:mux0: Mux2tol_BeachWilliam FORT MAP(xl=>I0, x2=>I1, s=>s0, f=>f1);}
×
       15
                mux1: Mux2tol_BeachWilliam PORT MAP(x1=>I2, x2=>I3, s=>s0, f=>f2);
       16
                mux2: Mux2tol BeachWilliam PORT MAP(x1=>f1, x2=>f2, s=>s1, f=>F);
       17
            END LogicFuncl;
```

VHDL Code for 4 to 1 Multiplexer in Altera Quartus




Vector Waveform Timing Diagram for 4 to 1 Multiplexer in Altera Quartus



Truth Table for 8 to 1 Multiplexer


	Output		
S ₂	S ₁	S ₀	Υ
0	0	0	A ₀
0	0	1	A ₁
0	1	0	A ₂
0	1	1	A ₃
1	0	0	A ₄
1	0	1	A ₅
1	1	0	A ₆
1	1	1	A ₇

https://www.javatpoint.com/multiplexer-digital-electronics




Lab 1 Project settings Mux8to1 in Altera Quartus

```
Mux8to1_BeachWilliam.vhd
              LIBRARY ieee;
--
              USE ieee.std_logic_l164.all;
M
        3
           ENTITY Mux8tol_BeachWilliam IS
           PORT (J0, J1, J2, J3, J4, J5, J6, J7, t0, t1, t2 : IN STD_LOGIC;
A.<sub>B</sub>
                                                                        :OUT STD LOGIC);
             END Mux8tol BeachWilliam;
+=
           ■ ARCHITECTURE LogicFunc2 OF Mux8tol BeachWilliam IS
        8
            SIGNAL gl, g2 : STD LOGIC;
€
       10 COMPONENT Mux4tol_BeachWilliam
1
                 PORT(I0, I1, I2, I3, s0, s1 : IN STD_LOGIC;
       11 =
       12
                                                 : OUT STD_LOGIC);
%
       13
             END COMPONENT;
%
           COMPONENT Mux2tol_BeachWilliam
           PORT(x1, x2, s: IN STD LOGIC;
*
                                 : OUT STD LOGIC);
       16
0
            END COMPONENT;
       17
       18
            BEGIN
\overline{Z}
                 mux0: Mux4tol_BeachWilliam PORT MAP(I0=>J0, I1=>J1, I2=>J2, I3=>J3, s0=>t0, s1=>t1, F=>g1); mux1: Mux4tol_BeachWilliam PORT MAP(I0=>J4, I1=>J5, I2=>J6, I3=>J7, s0=>t0, s1=>t1, F=>g2);
       19
20
                  mux2: Mux2tol_BeachWilliam PORT MAP(x1=>g1, x2=>g2, s=>t2, f=>G);
       21
267
268
           END LogicFunc2;
       22
ab/
=
                                                VHDL Code for 8 to 1 Multiplexer in Altera Quartus
2
```




Vector Waveform Timing Diagram for 8 to 1 Multiplexer in Altera Quartus



Truth Table for 8 to 1 Multiplexer


INPUTS				Output
So	S ₁	S ₂	S ₃	Y
0	0	0	0	A ₀
0	0	0	1	A ₁
0	0	1	0	A ₂
0	0	1	1	A ₃
0	1	0	0	A ₄
0	1	0	1	A ₅
0	1	1	0	A ₆
0	1	1	1	A ₇
1	0	0	0	A ₈
1	0	0	1	A ₉
1	0	1	0	A ₁₀
1	0	1	1	A ₁₁
1	1	0	0	A ₁₂
1	1	0	1	A ₁₃
1	1	1	0	A ₁₄
1	1	1	1	A ₁₅

ttps://www.javatpoint.com/multiplexer-ligital-electronics



Lab 1 Project settings Mux16to1 in Altera Quartus

```
Mux16to1_BeachWilliam.vhd
            LIBRARY ieee:
--
            USE ieee.std logic 1164.all;
М
       3
           ENTITY Mux16tol BeachWilliam IS
          PORT (KO, KI, K2, K3, K4, K5, K6, K7, K8, K9, K10, K11, K12, K13, K14, K15 : IN STD LOGIC;
A .
B
       5
                      u0, u1, u2, u3
                                                                                          : IN STD LOGIC:
                                                                                          : OUT STD LOGIC);
                      Н
           END Mux16tol_BeachWilliam;
Ē
       8
           ARCHITECTURE LogicFunc3 OF Mux16tol BeachWilliam IS
          SIGNAL h1, h2 : STD LOGIC;
靊
      10 COMPONENT Mux8tol_BeachWilliam
1
               PORT (J0, J1, J2, J3, J4, J5, J6, J7, t0, t1, t2 : IN STD_LOGIC;
      11
      12
                      G
                                                                :OUT STD LOGIC);
%
      13
           END COMPONENT;
%
           ■ COMPONENT Mux2tol BeachWilliam
      14
×
      15
               PORT(x1, x2, s: IN STD_LOGIC;
      16
                   f
                             : OUT STD_LOGIC);
0
      17
           END COMPONENT;
      18
\mathbb{Z}
      19
                mux0: Mux8tol BeachWilliam PORT MAP(J0=>K0, J1=>K1, J2=>K2, J3=>K3, J4=>K4, J5=>K5, J6=>K6, J7=>K7,
20
                t0=>u0, t1=>u1, t2=>u2, G=>h1);
                mux1: Mux8tol BeachWilliam PORT MAP(J0=>K8, J1=>K9, J2=>K10, J3=>K11, J4=>K12, J5=>K13, J6=>K14, J7=>K15,
      21 =
267
268
      22
                t0=>u0, t1=>u1, t2=>u2, G=>h2);
      23
                mux2: Mux2tol BeachWilliam PORT MAP(xl=>h1, x2=>h2, s=>u3, f=>H);
ab/
      24
           END LogicFunc3;
Ξ
                                                                 VHDL Code for 16 to 1 Multiplexer in Altera Quartus
2
```



Vector Waveform Timing Diagram for 16 to 1 Multiplexer in Altera Quartus

