### **ASOC Lab1 FSIC-SIM**

### 111061631 張煒侖

1. Show the code that you use to program configuration address ['h3000\_5000].

参考原先提供的其他 task 的 cfg\_write 寫法,改成 CC\_Base 的 Address Range,再將 data 改為 32'h01。

2. Explain why "By programming configuration address ['h3000\_5000], signal user prj sel[4:0] will change accordingly"?

cc xx enable 會根據不同的 module 依據他們對應到的 address range 來拉訊號

```
begin

cc_aa_enable_o <= ( m_axi_request_add[31:12] == 20'h30002 )? 1'b1 : 1'b0;

cc_as_enable_o <= ( m_axi_request_add[31:12] == 20'h30004 )? 1'b1 : 1'b0;

cc_is_enable_o <= ( m_axi_request_add[31:12] == 20'h30003 )? 1'b1 : 1'b0;

cc_la_enable_o <= ( m_axi_request_add[31:12] == 20'h30001 )? 1'b1 : 1'b0;

cc_up_enable_o <= ( m_axi_request_add[31:12] == 20'h30000 )? 1'b1 : 1'b0;

cc_enable <= ( m_axi_request_add[31:12] == 20'h300005 )? 1'b1 : 1'b0;

cc_sub_enable <= ( (m_axi_request_add[31:12] >= 20'h30005 )? 1'b1 : 1'b0;

cc_sub_enable <= ( (m_axi_request_add[31:12] >= 20'h30006) && (m_axi_request_add[31:12] <= 20'h3000
```

cc\_enable 拉起來的時候,write valid 也會被拉起來

```
assign cc_axi_awvalid = axi_awvalid && cc_enable;
assign cc_axi_wvalid = axi_wvalid && cc_enable;
```

write valid 被拉起來後,user\_prj\_sel 就開始選擇對應的 user\_prj,所以在本 lab中,將 32'h3000 5000 寫入 1,則 user prj sel 也會選擇 user prj1

## 3. Briefly describe how you do FIR initialization (tap parameter, length) from SOC side (Test#1).

一開始根據講義所提供的 task 範例來進行 initial,然後自定義了一個新的 task(soc\_cc\_cfe\_write),是基於 config\_control 的 address 為 base,將 1 寫入 32'h3000\_5000,由此來 select user\_prj1(fir),然後將 data 數(64)寫入 32'h3000\_0010,再將 fir 的係數寫進 32'h3000\_0020~48,最後將 1 寫入 32'h0000\_0000,啟動 ap\_start。soc\_mailbox\_notify 是用於通知 FPGA 開始啟動 FIR,read\_golden 是讀取測資的正確答案,最後透過 check\_xy\_value 檢查 FIR 運算結果是否於答案一致。

```
task test1;
begin

fsic_system_initial();

soc_cc_cfg_write(12'h000 ,4'b1111 ,32'h01); //select user_prj1
soc_up_cfg_write(12'h010 ,4'b1111 ,32'd64);
for(k=0; k< 11; k=k+1) begin
soc_up_cfg_write(12'h20+4*k, 4'b1111, coef[k]);
end

@ (posedge fpga_coreclk) soc_up_cfg_write(12'h000 ,4'b1111 ,32'h01); //ap_start=1
soc_mailbox_notify();
read_golden();
check_xy_value();

end
endtask
```

## 4. Briefly describe how you do FIR initialization (tap parameter, length) from FPGA side (Test#2).

與 lab1 所處理的方式大致相同,不同的地方是從 FPGA 寫入資料,並且要先將 lab1 的 counter 數歸 0。從 FPGA 寫入資料是使用範例樣本的 task(fpga\_axilite\_write),fpga\_axilite\_write 會先寫入到 AA 中,再由 AA 根據目 的地轉傳到 UP,因此,不需要再另外透過 mailbox 來通知。

#### 5. Briefly describe how you feed in X data from FPGA side.

使用的 task 是參考範例的 fpga\_axis\_req 並稍微修改,由於不會用到原先的 mode1(隨機測資),直接使用 mode0 的部分。並將設定好的 64 筆資料經過 FPGA side 透過 AXIS 傳資料到 user\_prj。tid、TUSER\_AXIS 代表資料會透過 AXIS 傳送到 user\_prj。

```
task fpga_axis_req_modified;
    input [31:0] data;
    input [1:0] tid;
    reg [31:0] tdata;
                             reg [3:0] tstrb;
reg [3:0] tkeep;
                                     tlast;
                              reg
                             begin
                                           tdata = data;
`ifdef USER_PROJECT_SIDEBAND_SUPPORT
                                            tupsb = tdata [4:0];
                                           `endif

tstrb = 4'b0000;

tkeep = 4'b0000;

if(data==63) tlast = 1'b1;

else tlast = 1'b0;

`ifdef USER_PROJECT_SIDEBAND_SUPPORT
`endif
fpga_as_is_tstrb <= tstrb;
fpga_as_is_tkeep <= tkeep;
fpga_as_is_tlast <= tlast;
fpga_as_is_tlast <= tlast;
fpga_as_is_tdata <= tdata;
'ifder USER_PROJECT_SIDEBAND_SUPPORT
$strobe($time, ">> fpga_axis_req send data, fpga_as_is_tupsb = %b, fpga_as_is_tstrb
fpga_as_is_tkeep = %b, fpga_as_is_tlast = %b, fpga_as_is_tdata = %x", fpga_as_is_tupsb, fpga_as_is_tstrb
fpga_as_is_tkeep, fpga_as_is_tlast, fpga_as_is_tdata);

= %b, fpga_as_is_ts_is_is_tlast = %b, fpga_as_is_tdata = %x", fpga_as_is_tupsb, fpga_as_is_tstrb,
`else

$strobe($time_">= fb_as_as_is_tdata);
                                             fpga_as_is_tupsb <= tupsb;
 $strobe($time, "=> fpga_axis_req send data, fpga_as_is_tstrb = %b, fpga_as_is_tkeep = %b, fpga_as_is_tdata = %x", fpga_as_is_tstrb, fpga_as_is_tkeep, fpga_as_is_tlast,
 fpga_as_is_tdata);
                                           @ (posedge fpga_coreclk);
while (fpga_is_as_tready == 0) begin
                                                                                                                                 // wait util fpga_is_as_tready == 1 then
 change data
                                                                       @ (posedge fpga_coreclk);
                                           fpga_as_is_tvalid <= 0;</pre>
end
endtask
```

6. Briefly describe how you get output Y data in testbench, and how to do comparison with golden values.

由下圖可見,我所寫的這個 task 會讀取 golden data 的值,總共有 64 筆,並且 會一筆一筆與 fir 運算的輸出 y 去進行比對,若有任何一筆的測資與正確答案不相符,error counter 都會+1,若最後比對 error counter 的數目為 0,才算是測試 通過。

```
task check_xy_value;
begin

@ (posedge fpga_coreclk);
soc_to_fpga_axis_expect_count = 0;
for(idx3=0; idx3<64; idx3=idx3+1)begin

// soc_to_fpga_axis_expect_value[soc_to_fpga_axis_expect_count]] = {4'b0000,
4'b0000, 1'b0, golden_list[idx3]};

end
else
begin
soc_to_fpga_axis_expect_count = soc_to_fpga_axis_expect_count] = {4'b0000,
4'b0000, 1'b1, golden_list[63]};

soc_to_fpga_axis_expect_value[soc_to_fpga_axis_expect_count] = {4'b0000,
4'b0000, 1'b1, golden_list[63]};

soc_to_fpga_axis_expect_value[soc_to_fpga_axis_expect_count] = {4'b0000,
4'b0000, 1'b1, golden_list[63]};

soc_to_fpga_axis_expect_count = soc_to_fpga_axis_expect_count+1;
end
end

for(idx3=0; idx3<64; idx3=idx3+1)begin
check_cnt = check_cnt + 1;
if (soc_to_fpga_axis_expect_value[idx3]) = soc_to_fpga_axis_captured[idx3]) begin
$\frac{\text{sidx3}}{\text{play}}\text{sime, ">> [ERROR] number=%d: output y[%d] = %x, golden_data[%d] = %x", idx3,
idx3, soc_to_fpga_axis_expect_value[idx3], idx3, soc_to_fpga_axis_captured[idx3]);
end
else
$\text{display}\text{sime, ">> [PRSS] number=%d: output y[%d] = %x, goldgen_data[%d] = %x", idx3,
idx3, soc_to_fpga_axis_expect_value[idx3], idx3, soc_to_fpga_axis_captured[idx3]);
end
end
endtask
```

# 7. Screenshot simulation results printed on screen, to show that your Test#1 & Test#2 complete successfully

test1 與 test2 都有順利通過 64 筆的測資,並未有 error

```
41945⇒ [PASS] number= 38: output y[ 38] = 00000001797, goldgen_data[ 38] = xxxX00001797
41945⇒ [PASS] number= 49: output y[ 39] = 00000000196, goldgen_data[ 40] = xxxX00001905
41945⇒ [PASS] number= 41: output y[ 41] = 000000001905, goldgen_data[ 41] = xxxX00001905
41945⇒ [PASS] number= 41: output y[ 41] = 000000001905, goldgen_data[ 42] = xxxX00001905
41945⇒ [PASS] number= 42: output y[ 42] = 000000001905, goldgen_data[ 42] = xxxX00001905
41945⇒ [PASS] number= 43: output y[ 43] = 000000001102a, goldgen_data[ 42] = xxxX000001102a
41945⇒ [PASS] number= 44: output y[ 43] = 000000001102a, goldgen_data[ 43] = xxxX000001102a
41945⇒ [PASS] number= 45: output y[ 45] = 000000001102a, goldgen_data[ 44] = xxxX000001102a
41945⇒ [PASS] number= 46: output y[ 45] = 000000001049, goldgen_data[ 45] = xxxX000001104
41945⇒ [PASS] number= 46: output y[ 45] = 00000000104f, goldgen_data[ 45] = xxxX00000104f
41945⇒ [PASS] number= 47: output y[ 47] = 000000001046, goldgen_data[ 47] = xxxX000001046
41945⇒ [PASS] number= 48: output y[ 48] = 000000001046, goldgen_data[ 48] = xxxX000001046
41945⇒ [PASS] number= 49: output y[ 49] = 000000001046, goldgen_data[ 49] = xxxX000001046
41945⇒ [PASS] number= 50: output y[ 50] = 000000000202b, goldgen_data[ 49] = xxxX000001046
41945⇒ [PASS] number= 51: output y[ 51] = 000000000202b, goldgen_data[ 51] = xxxX00000202b
41945⇒ [PASS] number= 52: output y[ 52] = 000000000202b, goldgen_data[ 51] = xxxX00000202b
41945⇒ [PASS] number= 53: output y[ 53] = 0000000022b, goldgen_data[ 51] = xxxX00000202b
41945⇒ [PASS] number= 55: output y[ 53] = 00000000275, goldgen_data[ 51] = xxxX00000202b
41945⇒ [PASS] number= 55: output y[ 53] = 00000000275, goldgen_data[ 53] = xxxX0000023be
41945⇒ [PASS] number= 55: output y[ 53] = 00000000275, goldgen_data[ 54] = xxxX0000023be
41945⇒ [PASS] number= 55: output y[ 55] = 00000000275, goldgen_data[ 56] = xxxX0000023be
41945⇒ [PASS] number= 56: output y[ 56] = 00000000275, goldgen_data[ 56] = xxxX00000275
41945⇒ [PASS] number= 57: output y[ 59] = 000000000275, goldgen_data[
```

```
82495⇒ [PASS] number= 38: output y[ 38] = 00900000184e, goldgen_data[ 38] = xxxX0000184e 82495⇒ [PASS] number= 49: output y[ 49] = 00000000195e, goldgen_data[ 40] = xxxX00001995 82495⇒ [PASS] number= 41: output y[ 41] = 0000000019bc, goldgen_data[ 41] = xxxX00001995 82495⇒ [PASS] number= 42: output y[ 41] = 0000000019bc, goldgen_data[ 41] = xxxX00001995 82495⇒ [PASS] number= 42: output y[ 42] = 0000000019c, goldgen_data[ 42] = xxxX000019bc 82495⇒ [PASS] number= 43: output y[ 43] = 000000001bc, goldgen_data[ 43] = xxxX00001bc3 82495⇒ [PASS] number= 44: output y[ 44] = 000000001bc3, goldgen_data[ 43] = xxxX00001bc3 82495⇒ [PASS] number= 45: output y[ 45] = 000000001bc3, goldgen_data[ 45] = xxxX00001bc3 82495⇒ [PASS] number= 46: output y[ 46] = 00000000104f, goldgen_data[ 45] = xxxX00001c98 82495⇒ [PASS] number= 47: output y[ 47] = 00000000014f, goldgen_data[ 46] = xxxX00001bd6 82495⇒ [PASS] number= 49: output y[ 48] = 00000000014f, goldgen_data[ 48] = xxxX00001bd6 82495⇒ [PASS] number= 49: output y[ 49] = 00000000014f, goldgen_data[ 48] = xxxX00001bd6 82495⇒ [PASS] number= 59: output y[ 49] = 00000000014f, goldgen_data[ 48] = xxxX00001bd6 82495⇒ [PASS] number= 59: output y[ 50] = 00000000014f, goldgen_data[ 48] = xxxX00001bd6 82495⇒ [PASS] number= 59: output y[ 50] = 0000000002bc2, goldgen_data[ 50] = xxxX000001bd 82495⇒ [PASS] number= 59: output y[ 50] = 000000002bc2, goldgen_data[ 50] = xxxX000002bb 82495⇒ [PASS] number= 51: output y[ 51] = 000000002bc2, goldgen_data[ 50] = xxxX000002bb 82495⇒ [PASS] number= 52: output y[ 51] = 000000002bc2, goldgen_data[ 51] = xxxX000002bc2 = 200000002bb 82495⇒ [PASS] number= 54: output y[ 51] = 000000002bc2, goldgen_data[ 51] = xxxX000002bb 82495⇒ [PASS] number= 55: output y[ 51] = 0000000025c, goldgen_data[ 52] = xxxX000025bb 82495⇒ [PASS] number= 55: output y[ 51] = 0000000025c, goldgen_data[ 52] = xxxX000025bb 82495⇒ [PASS] number= 55: output y[ 51] = 0000000025c, goldgen_data[ 52] = xxxX000025bb 82495⇒ [PASS] number= 57: output y[ 51] = 0000000025c, goldgen_data[ 52] = x
```

#### 8. Screenshot simulation waveform:

program ['h3000\_5000] = 32'h01, signal user\_prj\_sel = 1



data\_length = 64, tap parameters = 0,-10,-9,23,56,63,56,23,-9,-10,0, ap\_start = 1



#### X跟Y的值皆正確

