

UNIVERSITY PIERRE ET MARIE CURIE

PROJECT MOCCA

---

**Report MOCCA : Synthesys, place and route  
of a given MIPS architecture with CADENCE  
toolchain**

---

*Authors:*

YOUCEF SEKOURI, WILLIAM FABRE

*Teachers :*

Mr MATTHIEU TUNA,PIROUZ  
BAZARGHAN-SABET

Year 2019-2020

# Contents

<b>1</b>	<b>Project script RTL compiler</b>	<b>2</b>
<b>2</b>	<b>RTL Compiler</b>	<b>3</b>
2.1	Load the libraries . . . . .	3
2.2	Elaborate . . . . .	7
2.3	Check Design . . . . .	8
2.4	Reset synchronizer . . . . .	9
2.5	Reporting . . . . .	13
2.6	Constraints . . . . .	17
2.6.1	Reg-To-Reg . . . . .	17
2.6.2	Input-to-Reg . . . . .	21
2.6.3	Reg-To-Output . . . . .	23
2.7	Report timing . . . . .	24
2.7.1	Through . . . . .	24
2.7.2	From . . . . .	24
2.7.3	To . . . . .	24
2.7.4	From-To . . . . .	26
2.8	Optimizations . . . . .	27
2.9	Design for Test : DFT . . . . .	28
2.10	Writing outputs . . . . .	29
2.11	Equivalence checking . . . . .	29
<b>3</b>	<b>SoC Encounter</b>	<b>30</b>
3.1	Environment . . . . .	30
3.2	Design import . . . . .	30
3.3	Floorplanning . . . . .	33
3.4	Power Planning . . . . .	33
3.5	Place Design . . . . .	34
3.6	Trial Route . . . . .	35
3.7	Timing Analysis . . . . .	37
3.8	CTS: Clock Tree Synthesis . . . . .	41
3.9	Routing the design: NanoRoute . . . . .	44
3.10	Adding filler cells . . . . .	45
3.11	Power Rail Analysis . . . . .	47
	<b>Bibliography</b>	<b>48</b>
	<b>List of Figures</b>	<b>49</b>
<b>4</b>	<b>Annexe</b>	<b>50</b>
4.1	Glossary : . . . . .	50

# Project script RTL compiler

This is our script, it has been inspired by this source<sup>1</sup>

```
1 #RTL
2 set rtl [list /users/enseig/fabre/work/MOCCA/ProjetMOCCA/src/mips_with_reset.vhd]
3 #OPTIMISATION
4 set_attribute endpoint_slack_opto true /
5 #NAME OF DESIGN
6 set DESIGN MIPS_32_1P_MUL_DIV
7 #EFFORT FOR SYNTHESIS
8 set SYN_EFF high
9 set MAP_EFF medium
10 set SYN_PATH "."
11 #LIBRARY
12 set_attribute library /users/enseig/tuna/ue_vlsi2/techno/cmos_120/
   cmos_120nm_core_Worst.lib
13 #####
14 #READ VHDL
15 read_hdl -vhdl $rtl
16 #ELABORATE AND VALIDATE SYNTAX
17 elaborate $DESIGN
18 #Reports the time and memory used in the elaboration.
19 puts "Runtime & Memory after 'read_hdl'"
20 timestat Elaboration
21 #CHECK UNRESOLVED IT'S THE WORST THAT COULD HAPPEN
22 check_design -unresolved
23 #CONSTRAINT FILE
24 read_sdc /users/enseig/fabre/work/MOCCA/ProjetMOCCA/src/mips.sdc
25 #####
26 #Synthesizing to generic cell
27 synthesize -to_generic -eff $SYN_EFF
28 puts "Runtime & Memory after 'synthesize -to_generic'"
29 timestat GENERIC
30 #Synthesizing to gates from the used PDK
31 synthesize -to_mapped -eff $MAP_EFF -no_incr
32 puts "Runtime & Memory after 'synthesize -to_map -no_incr'"
33 timestat MAPPED
34 #Incremental Synthesis
35 synthesize -to_mapped -eff $MAP_EFF -incr
36 #Insert Tie Hi and Tie low cells
37 insert_tiehilo_cells
38 puts "Runtime & Memory after incremental synthesis"
39 timestat INCREMENTAL
40 #####
41 #write output files and generate reports
42 report area > ./out/${DESIGN}_area.rpt
43 report gates > ./out/${DESIGN}_gates.rpt
44 report timing > ./out/${DESIGN}_timing.rpt
45 report power > ./out/${DESIGN}_power.rpt
46 #Verilog
47 write_hdl -mapped > ./out/${DESIGN}_map.v
48 #generate the constraints file> to be used in Encounter
49 write_sdc > ./out/${DESIGN}_map.sdc
50 puts "Final Runtime & Memory."
51 timestat FINAL
52 puts "====="
53 puts "Synthesis Finished :)"
54 puts "=====
```

---

<sup>1</sup><https://sudip.ece.ubc.ca/rtl-compiler/>

# RTL Compiler

## Load the libraries

Definition Liberty Timing File (LIB) : The .lib file is an **ASCII** format file that represents timing and power parameters associated with cells in a particular semiconductor technology. They are gathered by simulating the cells under various conditions. It can have multiple information<sup>1</sup> :

- operating conditions such as temperature and voltage.
- fanout, capacitance, slew and all necessary thresholds.
- Lookup table for timing arcs, those are functions of output load capacitance and input slew.
- Area of the cell.

## Explain the difference between these two different types.

- The Library MAX (worst case) is used to verify the stability of the signal before the edge, also called setup time violation.
- The Library MIN (best case) is used to verify the stability of the signal after the edge, also called hold time violation.

## Which one is needed for the synthesis step ? Explain your choice.

During synthesis stage we only have a bunch of cells without any routing delays between them. However, we still have for each cells, timing aspects:

- Rise Delay (Cell Rise): Propagation delay between output and input when output changes from 0 to 1.
- Fall Delay (Cell Fall): Propagation delay between output and input when output changes from 1 to 0.
- The threshold points from which 0 goes to 1 or 1 goes to 0 for the input and for the output.
- Rise Slew (Rise Transition):
  - lower slew threshold: Threshold from which it is considered to go to 1.
  - upper slew threshold: Threshold from which it is considered to be 1.
- Fall Slew (Fall Transition):
  - upper slew threshold: Threshold from which it is considered to go to 0.
  - lower slew threshold: Threshold from which it is considered to be 0.

Therefore, we can use the WC library during the synthesis phase to check if we meet the setup requirements. The sum of delays of a long path of gates can create a setup time violation. The hold time violation is a shortest path problem on the clock tree, here we don't have any clock tree. Furthermore, we can use statistical models (Wire Load Model) which will allow us to do a more coherent timing analysis during synthesis.

---

<sup>1</sup><https://www.csee.umbc.edu/~tinoosh/cmpe641/>, Liberty Timing File courses




Figure 2.1: Representation of an imaginary gate slews if the lower and upper threshold are respectively 30% and 70% for the fall and the rise




Figure 2.2: Representation of the Fall Delay and the Rise Delay of an imaginary inverter gate, in blue the input, in red the output.

**Pick up a timing arc in the WC lib and the same timing arc in the BC, what is the value in the first library and in the second library. Add in your report a figure of the cell and the corresponding timing arc.**

Here are some interesting differences between WC lib and BC lib to know before we watch the graphics. Values for Temperature and Voltage:

	WC lib	BC lib
nominal Voltage	1,08	1,32
nominal Temperature	0	125

Figure 2.3: Table of nominal Voltage and Temperature for WC and BC lib.




Figure 2.4: Representation of all the necessary thresholds to characterize the cell for both WC and BC (same results), slew, input, output.




Figure 2.5: Representation of the Fall Delay, the Rise Delay, Rise Slew, Fall Slew, we can clearly see a difference between the WC and BC library.

## Elaborate

The "elaborate" step does not synthesize the design, we will synthesize the design later on. What is the difference between elaboration and synthesis ?

From this link there is a clear definition of elaboration a design<sup>2</sup>.

Synthesis might be seen as one big step for a user perspective. It consists of :

- Elaborating the design.
- Apply constraints to the design.
- High level optimizations of the design.
- technology mapping (mapping with the library).
- Low level optimizations of the design.

The Elaborate step consists is reading RTL file to recognize hardware structures and transform them into future placeholders for the technology mapping.

It seems that for some tools, the elaborate step also do some syntax checks and verify the connections between structure. For example if two outputs are connected etc.

This step is crucial because you cannot apply constraints on an RTL file, so those placeholders will be the premises of our netlist.

```
1 rc:/> elab -h
2 elaborate: elaborates previously read HDL files and creates corresponding
3 design and subdesigns.
```

Figure 2.6: Help option from RC interpreter.

---

<sup>2</sup><https://forums.xilinx.com/t5/Synthesis/what-exactly-is-elaborating-a-design/td-p/682043>

## Check Design

Is everything OK ? Please explain what are the problems. The most important one is the 'Unresolved References', what is a missing the model ?

Definition of check\_design command : "Provides information on undriven and multi-driven ports and pins, unloaded sequential elements and ports, unresolved references, constants connected ports and pins, any assign statements and preserved instances in the given design. In addition, the command can report any cells that are not in both .lib and the physical libraries (LEF files).By default, if you do not specify an option, the check\_design command reports a summary table with this information."<sup>3</sup>

An unresolved Reference is when during the elaborate step, we go from vhdl to design, "undefined modules and VHDL entities are labeled "unresolved" and treated as blackboxes"<sup>4</sup>.

```
1      rc:/> check_design -unresolved
2      Checking the design.
3
4      Unresolved References & Empty Modules
5      -----
6      No unresolved references in design 'MIPS_32_1P_MUL_DIV'
7
8      No empty modules in design 'MIPS_32_1P_MUL_DIV'
9
10     Done Checking the design.
11
```

Figure 2.7: Example of check\_design usage on our design.

A missing model error seems to be when there is no IP it's a report that the cells are not in .lib nor in the physical libraries (LEF files).

---

<sup>3</sup>[https://www.csee.umbc.edu/~tinoosh/cmpe641/tutorials/rc/rc\\_commandref.pdf](https://www.csee.umbc.edu/~tinoosh/cmpe641/tutorials/rc/rc_commandref.pdf) page 316

<sup>4</sup>[https://www.csee.umbc.edu/~tinoosh/cmpe641/tutorials/rc/rc\\_commandref.pdf](https://www.csee.umbc.edu/~tinoosh/cmpe641/tutorials/rc/rc_commandref.pdf), p284



## Reset synchronizer

What kind of reset is used in this design ? Synchronous or asynchronous ?

As we can see in the design the reset is asynchronous. Indeed, it is just a signal that comes from outside of the rtl design.

```
1 port
2 (
3   signal    CK          : in    std_logic          ;-- external clock
4   signal    RESET_N     : in    std_logic          ;-- external reset
5
6   signal    IT_N        : in    std_logic_vector ( 5 downto 0);-- hw interrupts
7
8   signal    CPU_NBR     : in    std_logic_vector ( 9 downto 0);
9
10  signal    I_A          : out   std_logic_vector ( 31 downto 2);-- adr inst
11  signal    I_RQ         : out   std_logic          ;-- inst rqst
12  signal    MODE         : out   std_logic_vector ( 1 downto 0);-- mode
13  signal    I_RBERR      : in    std_logic          ;-- inst bus error
14  signal    I_ACCPT      : in    std_logic          ;-- rqst acpt
15  signal    I_IN         : in    std_logic_vector ( 31 downto 0);-- inst
16  signal    I_ACK        : out   std_logic          ;-- rqst ack
17  signal    I_BEREN      : out   std_logic          ;-- err enable
18  signal    I_INLINE     : out   std_logic          ;-- in cache line
19
20  signal    D_A          : out   std_logic_vector ( 31 downto 2);-- adr
21  signal    D_BYTSEL     : out   std_logic_vector ( 3 downto 0);-- byt select
22  signal    D_RQ         : out   std_logic          ;-- data request
23  signal    D_RW         : out   std_logic          ;-- r-w
24  signal    D_SYNC       : out   std_logic          ;-- synchro
25  signal    D_REG        : out   std_logic          ;-- ext reg
26  signal    D_LINKED     : out   std_logic          ;-- linked acs
27  signal    D_RSTLKD     : out   std_logic          ;-- reset lnkd
28  signal    D_CACHE      : out   std_logic          ;-- cache oper
29  signal    D_CACHOP     : out   std_logic_vector ( 4 downto 0);-- cache oper
30  signal    D_RBERR      : in    std_logic          ;-- data bus error
31  signal    D_WBERR      : in    std_logic          ;-- data bus error
32  signal    D_ACCPT      : in    std_logic          ;-- rqst acpt
33  signal    D_OUT        : out   std_logic_vector ( 31 downto 0);-- data
34  signal    D_IN         : in    std_logic_vector ( 31 downto 0);-- data
35  signal    D_ACK        : out   std_logic          ;-- rqst ack
36
37  signal    MCHECK_N     : in    std_logic          ;-- machine chk
38
39
40  signal    SCOUT        : out   std_logic          -- scan out
41 )
42 ;
43 end MIPS_32_1P_MUL_DIV;
```

Figure 2.8: RTL design interface, as we can see the second signal is the external reset.

**What is a reset synchronizer, please explain why a circuit should have a reset synchronizer ? Please explain the differences between both? Add TO your report the figure and the waveforms of your reset synchronizer.**

It is use to synchronize an external reset with the clock domain of IC and do to prevent hold/set up violation. Indeed, the release of an external reset can happen asynchronously. So, reset must be synchronized to prevent meta-stability problem. There are two types of reset synchronizer :

- Asynchronous : The output signal activation is done asynchronously.
- Synchronous : The output signal activation is done synchronously.

The output signal deactivation, is always done synchronously.

### Synchronous Reset synchronizer




Figure 2.9: A synchronous reset synchronizer

```

1 synchronous_synchronizer : process (CK)
2   signal flip1, flip2 : std_logic;
3   begin
4       -- RESET_N actif 0
5       -- activation synchrone
6       -- desactivation synchrone
7       if rising_edge(CK) then
8         flip1 <= RESET_pad_N;
9         flip2 <= flip1;
10      end if;
11  end process;

```

Figure 2.10: VHDL example of a synchronous reset synchronizer




Figure 2.11: Waveform of a synchronous reset synchronizer

## Asynchronous Reset synchronizer




Figure 2.12: An asynchronous reset synchronizer

```

1 asynchronous_synchronizer : process (CK, RESET_pad_N)
2   signal flip1, flip2 : std_logic;
3   begin
4       -- RESET_N actif 0
5       -- activation asynchrone
6       -- desactivation synchrone
7       if(RESET_pad_N = '0') then
8         flip1 <= '0';
9         flip2 <= '0';
10      elsif rising_edge(CK) then
11        flip1 <= '1';
12        flip2 <= flip1;
13      end if;
14  end process;

```

Figure 2.13: VHDL example of an asynchronous reset synchronizer




Figure 2.14: Waveform of a asynchronous reset synchronizer

Is there any reset synchronizer ? Code a reset synchronizer for asynchronous reset and add it to the design.

There was no synchronizer in the design at first, here is our implementation :

```

1  -- ### -----
2  -- #           synchronous reset synchronizer          #
3  -- ### -----
4  synchronous_synchronizer : process (CK)
5  begin
6      -- RESET_N actif 0
7      -- activation synchrone
8      -- desactivation synchrone
9      if rising_edge(CK) then
10         RESET_SYNC1 <= RESET_N;
11         RESET_SYNC2 <= RESET_SYNC1;
12     end if;
13 end process;

```

Figure 2.15: VHDL of the reset synchronizer in the RTL design.

## Reporting

### What is the area of the design ? How many cells are used ?

"Area of the design" definition : It is the sum of all the gates area plus the total net area. During synthesis there is no net area.

The Total Area can be found in the report table below, you can also see the number of cells :

Instance	Cells	Cell Area	Net Area	Total Area	Wireload
MIPS_32_1P_MUL_DIV	14058	221458	0	221458	area_216Kto240K (S)

(S) = wireload was automatically selected

### Which type of wireload model is used ? Why ?

The wireload model is specified as : "Wireload mode : enclosed" by the command report area. We can see down the table that this WLM was chosen by default.

### What are the other types ? What wireload model are used for each hierarchy ? Why ?

According to the article On the Relevance of Wire Load Models[1] the flow of creation of a chip can be divided into (All the quotations will come from this article in the next paragraph):

- The front end : from "RTL description and moves through logic synthesis and optimization"
- The back end : "placement, routing, extraction and performance analysis"

Before P&R our design net parasitics and delays are unknown. We currently only know the fanout of the net in the block that the net belongs to. Therefore, in order to estimate the total length and capacitance of the net, WLM keep statistics of previously routed chips inside lookup tables.

There are 3 types of wire-load models<sup>5</sup> :

- Top : All nets in the hierarchy will inherit the same wireload mode as the top-level block.
- Enclosed : All nets will inherit the WLM of the block that completely encloses the net even if it goes through sub-blocks.
- Segmented : If the net goes across several WLM, it will use the corresponding WLM on every portion of the net enclosed by a block.

Graphically<sup>6</sup> :

---

<sup>5</sup><https://www.edaboard.com/showthread.php?33505-Difference-between-quot-top-quot-amp-quot-enclosed-quot>

<sup>6</sup><http://asic-soc.blogspot.com/2013/07/wire-load-models-for-synthesis.html>




Figure 2.16: Graphic modelization of the wire with different type of WLM, true value is at the bottom. We can see the different blocks colored

report timing print the timing on the longest path. Examine the path (start point / end point etc.) and explain it.

- Start-point : L\_RI\_reg[31]/CP
- End-point : NEXTPC\_RD\_reg[30]/D




Figure 2.17: It is the longest path because

We can see a report and the path from the selected flip-flop to the farthest flip-flop and all the cells between. The delay for each cell of the path is reported.

**What is the timing of the path ? What is the supposed max frequency the design is able to run ?**

The timing of the path is visible at the last line :

```
1  NEXTPC_RD_reg[30]/CP      setup      0  +310  13992 R
2
```

It is the sum of all delay in picoseconds to go through all the logic from the reg at the start-point to the reg at the endpoint. The max frequency will be the inverse of this longest path delay.

**You can see at the end of the report the following comment: Timing slack : UNCONSTRAINED What is a 'timing slack' ? Why it is 'UNCONSTRAINED' ?**

As we can see in this course<sup>7</sup> the `report - timing - worst Path` will allow us to see the slowest path. We can see the value Slack on the graph above. but there is no value because we didn't constraint our design. This value will be positive in picoseconds if we have spare time. This implies the clock frequency can be increased. If it is a negative slack the design is failing. It is currently unconstrained because we didn't put any constraints.

**In order to check if the design is correctly constrained run: `report timing -lint` This command categorized the errors in 3 types, explain those types.**

```
1  Lint summary
2  Unconnected/logic driven clocks      0
3  Sequential data pins driven by a clock signal      0
4  Sequential clock pins without clock waveform      2877
5  Sequential clock pins with multiple clock waveforms      0
6  Generated clocks without clock waveform      0
7  Generated clocks with incompatible options      0
8  Generated clocks with multi-master clock      0
9  Paths constrained with different clocks      0
10 Loop-breaking cells for combinational feedback      0
11 Nets with multiple drivers      0
12 Timing exceptions with no effect      0
13 Suspicious multi_cycle exceptions      0
14 Pins/ports with conflicting case constants      0
15 Inputs without clocked external delays      88
16 Outputs without clocked external delays      116
17 Inputs without external driver/transition      88
18 Outputs without external load      116
19 Exceptions with invalid timing start-/endpoints      0
20
21 Total:      3285
22
```

Figure 2.18: `report -lint` output, as we can see there are more than 3 categories of errors.

- Sequential clock pins without clock waveform : pin not driven.
- Inputs without clocked external delays : we need to use `set_input_delay`.
- Outputs without clocked external delays : we need to use `set_output_delay`.
- Inputs without external driver/transition : we need to set input ports transition slew rates.

---

<sup>7</sup><http://www.siu.edu/~gengel/ece484LabMaterial/LogicSynthesisTutorial.pdf>

- Outputs without external load : The delay is a function between external load capacitance and input gate capacitance. thus it needs to be set.<sup>8</sup>

---

<sup>8</sup><http://www.cse.psu.edu/~kxc104/class/cmpen411/14f/lec/C411L10InvDynamic.pdf>, p12



## Constraints

### 2.6.1 Reg-To-Reg

Add in the RTL script the command: `read_sdc mips.sdc`

We have three main constraints :

```
1 create_clock -name clk_500MHz -period 2 [get_port Clk]
2 set_input_delay 0.5 -clock clk_500MHz [get_port In]
3 set_output_delay 0.3 -clock clk_500MHz [get_port Out]
```

Figure 2.19: The three main constraints to set

**Is the report timing -lint better ? Redo the synthesis with the new constraints and report the timing.**

The report timing -lint is better :

- Errors about sequential clock pins without clock waveform has decreased from 2877 to 0.
- Errors about inputs/outputs without clocked external delays has decreased from 88/116 to 0/0.
- Inputs without external driver/transition has decreased from 88 to 87.

**Why does the report show the clock now ?**

That is because we applied constraints on :

- input delay
- reg-to-reg delay
- output delay

The remaining error reports are due to input and output which are not connected.

```
1 I_A[14] out port +0 2311 F
2 (mips.sdc_line_14_93_1) ext delay +300 2611 F
3 -----
4 (clock clk_500MHz) capture 2000 R
5 -----
6 Cost Group : 'clk_500MHz' (path_group 'clk_500MHz')
7 Timing slack : -611ps (TIMING VIOLATION)
8 Start-point : I_RI_reg[30]/CP
9 End-point : I_A[14]
```

Figure 2.20: Report timing : Timing not met after STA with WLM

**What is the worst path ? What is the timing ? Is the slack positive ?**

We have a timing violation on our new worst path :

- Start -point : I\_RI\_reg [30]/ CP9

- End -point : I\_A [14]

We can either optimize RTL or relax the clock or both. Nevertheless, if we relax the clock to resolve this worst path, all the timings in the design will be met. Currently, the worst path returns a timing negative slack, which value is -611ps, which is a reg-to-output path. In order to relax the clock period, we can take this value into account. At the moment there is no clock skew.

### Report the 10 worst paths.

The command is : `rc:/>report timing -worst 10`

Timing slack (ps)	Start-point	End-point
-611	I_RI_reg[30]/CP	I_A[14]
-611	I_RI_reg[30]/CP	I_A[17]
-611	I_RI_reg[30]/CP	I_A[14]
-611	I_RI_reg[27]/CP	I_A[14]
-611	I_RI_reg[30]/CP	I_A[17]
-611	I_RI_reg[27]/CP	I_A[17]
-611	I_RI_reg[30]/CP	I_A[14]
-611	I_RI_reg[30]/CP	I_A[14]
-611	I_RI_reg[27]/CP	I_A[14]
-610	I_RI_reg[30]/CP	I_A[14]

Figure 2.21: Report of the 10 worst path of the design

### What is a launch clock ? What is a capture clock ?

- launch clock : It is an event, the moment where data is launched by a FF.
- capture clock : It is an event, the moment where data is captured by another FF.

Here a graph representing the launch and capture from berkley university courses<sup>9</sup> :




Figure 2.22: Example of Launch and capture clock represented from

<sup>9</sup><https://inst.eecs.berkeley.edu/~ee290c/sp17/lectures/Lecture27.pdf>

1	Pin	Type	Fanout	Load	Slew	Delay	Arrival
2				(fF)	(ps)	(ps)	(ps)
3	-----						
4	(clock clk_500MHz)	launch					0 R
5	...						
6	...						
7	...						
8	(clock clk_500MHz)	capture					2000 R

Figure 2.23: Representation of the report from rtl compiler

**Why did the tool choose this timing between the launch clock and the capture clock ?**

Because it is the maximum time we have to capture the right data.

**What is the problem with your timing path in this case where the capture clock is another clock: CLOCK2 ? How would you solve the problem ? Hint: between two asynchronous clock domains the paths in between are usually not timed, hence, considered as false paths.**

- set\_false\_path command order to the compiler to ignore a path.
- set\_multi\_cycle command order to the compiler to look the capture after some cycle of the launch clock.

It depends if the clocks are in a phase relationship. If yes, we use the set\_multicycle\_path command to fix it. If no, the slack between the launch and the capture clock is variable. So it's a clock domain crossing problem. The design must be ready for it, and we set this path with set\_false\_path command.

"If two sequential elements are triggered by two different clocks then a common least common multiple (LCM) of these two different clock periods should be considered to find the launch edge and capture edge for setup and hold timing" analysis<sup>10</sup>

**If a CLOCK2 would come from a clock divider which will generate CLOCK2 from CLOCK, therefore CLOCK2 is generated from CLOCK: what is the corresponding SDC command ?**

We use the multi\_cycle\_path command.

<sup>10</sup>[http://www.idc-online.com/technical\\_references/pdfs/electronic\\_engineering/Fundamentals\\_of\\_Timing.pdf](http://www.idc-online.com/technical_references/pdfs/electronic_engineering/Fundamentals_of_Timing.pdf)

## What is your worst path ? Is the timing met ?

There is only one clock domain, there might be a mistake in the questions.

Still the timing is not met. In order to meet the timing we have to lower the frequency of the clock. We tried this :




Figure 2.24: Multiple synthesis at the same time period = 3ns wins. Timing slack is now 0.

The problem is when you try report summary there is a fanout problem from DRC rule check :

```

1      ...
2      Max_fanout design rule (violation total = 3.000)
3      ...
4

```

We don't have this problem if we set the periode to 3.5ns.

It is overkill to do that because it can be resolved after and we can increase the fanout. Still, we want a robust design and it's our first full synthesis process so let's play safe with those values. We can still keep in mind that : This is the best value to have no timing slack violation.

```

1      Design Rule Check
2      -----
3      Max_transition design rule: no violations.
4
5      Max_capacitance design rule: no violations.
6
7      Max_fanout design rule: no violations.
8

```

```

1      Cost Group      : 'clk_392MHz' (path_group 'clk_392MHz')
2      Timing slack    :      0ps
3      Start-point     : I_RI_reg[28]/CP
4      End-point       : NEXTPC_RD_reg[6]/D
5

```

## 2.6.2 Input-to-Reg

Let's consider that the inputs in the clock domain **CLOCK** takes 1.2 nanosecond to come. Even before running the tool can you already know if the timing will be met ? Explain (drawing + maths).

The clock period must be greater than the worst path additionned with the input delay. We have a majoration of Xns for the period in order to have a design that synthetize without any timing negative slack.

$$WPT = 2311ps \quad (2.1)$$

$$WPT_{minimal_{majoration}} = 2550ps \quad (2.2)$$

$$WPT_{maximal_{majoration}} = 3500ps \quad (2.3)$$

$$I/O_{delay} = 1200ps \quad (2.4)$$

$$clock\_period > worst\_path\_timing + I/O_{delay} \quad (2.5)$$

$$clock\_period > (2311 + 1200) = 3511ps \quad (2.6)$$

$$freq = 1/0.003511 < freq = 1/0.0036 \quad (2.7)$$

$$freq \geq 276mhz \quad (2.8)$$

$$(2.9)$$

We tried 2.4ns, 3.5ns and 4.7ns. As we could predict 2.4ns does not work at all but here are the results for 3.5 and 4.7 :

```

1      Cost Group      : 'clk_285MHz' (path_group 'clk_285MHz')
2      Timing slack    :      0ps
3      Start-point     : I_RI_reg[31]/CP
4      End-point       : NEXTPC_RD_reg[26]/D
5
6
7      Cost Group      : 'clk_212MHz' (path_group 'clk_212MHz')
8      Timing slack    :      0ps
9      Start-point     : RD_RE_reg[0]/CP
10     End-point       : DIVX_RE_reg[31]/D
11

```

Please write the corresponding SDC command and report the timing. Is the result match your expectation ? As it is an unrealistic constraint at this frequency, let's consider the minimum input constraint.

```
1      create_clock -name clk_285MHz -period 3.5 [get_port CK]
2      set_input_delay 1.2 -clock clk_285MHz [get_port RESET_N]
3      set_input_delay 1.2 -clock clk_285MHz [get_port IT_N]
4      set_input_delay 1.2 -clock clk_285MHz [get_port CPU_NBR]
5      set_input_delay 1.2 -clock clk_285MHz [get_port I_RBERR]
6      set_input_delay 1.2 -clock clk_285MHz [get_port I_ACCPT]
7      set_input_delay 1.2 -clock clk_285MHz [get_port I_IN]
8      set_input_delay 1.2 -clock clk_285MHz [get_port D_RBERR]
9      set_input_delay 1.2 -clock clk_285MHz [get_port D_WBERR]
10     set_input_delay 1.2 -clock clk_285MHz [get_port D_ACCPT]
11     set_input_delay 1.2 -clock clk_285MHz [get_port D_IN]
12     set_input_delay 1.2 -clock clk_285MHz [get_port MCHECK_N]
13
```

Figure 2.25: input delay commands.

**Open the library .lib file and find the CK->Q timing (access time). Takes this value as input delay.**

The flip-flop used here is the "FD1QHSP" cell in library. The the minimal edge timing of the output is equal to the best timing of a transition, it is 0.05438ns. The value of CK->Q is 0.05438ns.

**Rerun the tool and report the new timing. What does it mean ? Is the timing met ? What is the timing slack ?**

Here are the results for 392mhz and 285mhz clock :

```
1      Cost Group      : 'clk_392MHz' (path_group 'clk_392MHz')
2      Timing slack   :      0ps
3      Start-point    : I_RI_reg[29]/CP
4      End-point       : NEXTPC_RD_reg[16]/D
5
6      Cost Group      : 'clk_285MHz' (path_group 'clk_285MHz')
7      Timing slack   :      0ps
8      Start-point    : RD_RM_reg[2]/CP
9      End-point       : DIVX_RE_reg[31]/D
10
```

### 2.6.3 Reg-To-Output

First, let's consider an output delay on all outputs, synchronized to CLOCK. The output delay is 1.2ns. Please write the correct SDC command and report the timing.

```
1 create_clock -name clk_285MHz -period 2.55 [get_port CK]
2 set_output_delay 1.2 -clock clk_392MHz [get_port I_A]
3 set_output_delay 1.2 -clock clk_392MHz [get_port I_RQ]
4 set_output_delay 1.2 -clock clk_392MHz [get_port MODE]
5 set_output_delay 1.2 -clock clk_392MHz [get_port I_ACK]
6 set_output_delay 1.2 -clock clk_392MHz [get_port I_BEREN]
7 set_output_delay 1.2 -clock clk_392MHz [get_port I_INLINE]
8 set_output_delay 1.2 -clock clk_392MHz [get_port D_A]
9 set_output_delay 1.2 -clock clk_392MHz [get_port D_BYTSEL]
10 set_output_delay 1.2 -clock clk_392MHz [get_port D_RQ]
11 set_output_delay 1.2 -clock clk_392MHz [get_port D_RW]
12 set_output_delay 1.2 -clock clk_392MHz [get_port D_SYNC]
13 set_output_delay 1.2 -clock clk_392MHz [get_port D_REG]
14 set_output_delay 1.2 -clock clk_392MHz [get_port D_LINKED]
15 set_output_delay 1.2 -clock clk_392MHz [get_port D_RSTLKD]
16 set_output_delay 1.2 -clock clk_392MHz [get_port D_CACHE]
17 set_output_delay 1.2 -clock clk_392MHz [get_port D_CACHOP]
18 set_output_delay 1.2 -clock clk_392MHz [get_port D_OUT]
19 set_output_delay 1.2 -clock clk_392MHz [get_port D_ACK]
20 set_output_delay 1.2 -clock clk_392MHz [get_port SCOUT]
21
```

Figure 2.26: output delay commands

Is the timing met ? What is the timing slack ?

Here are the results for 285mhz and 212mhz clock :

```
1 Cost Group : 'clk_285MHz' (path_group 'clk_285MHz')
2 Timing slack : -85ps (TIMING VIOLATION)
3 Start-point : I_RI_reg[28]/CP
4 End-point : I_A[28]
5
6
7 Cost Group : 'clk_212MHz' (path_group 'clk_212MHz')
8 Timing slack : 1ps
9 Start-point : RD_RE_reg[3]/CP
10 End-point : DIVX_RE_reg[30]/D
11
```

What is the worst path ? Why is it so long ?

Is the timing met now ?

Timing is met for values : 392mhz and 0.05438ns of output delay (it was only for test). We started a synthesis with high effort : `synthesize -effort high -to-mapped`



```

1      Cost Group      : 'clk_392MHz' (path_group 'clk_392MHz')
2      Timing slack   :      0ps
3      Start-point    : I_RI_reg[28]/CP
4      End-point      : I_TYPE_RD_reg[7]/D
5

```

## Report timing

### 2.7.1 Through

**Print the timing path through the output Q of a flip-flop of your choice. Draw the path and explain it.**

We selected this flip-flop from netlist :

- Instance : I\_TYPE\_RM\_reg[11]
- libcell: FD1QHSP

And we run the next command : `report timing -through I_TYPE_RM_reg[11]`

Return :

- Timing slack : 6ps
- Start-point : I\_TYPE\_RM\_reg[11]/CP
- End-point : DIVY\_RE\_reg[26]/D

The instance is a flip-flop, this command in this case, is equal to a "report timing -from". So we use the same command on a cell of this path which is not a flip-flop to explain report-through result:

`report timing -through g1300010`

And we get the same result :

- Timing slack : 6ps
- Start-point : I\_TYPE\_RM\_reg[11]/CP
- End-point : DIVY\_RE\_reg[26]/D

In order to see this netlist path, we report the timing from start-point on gui :

### 2.7.2 From

Command : `report timing -from I_TYPE_RM_reg[11]`

Results :

- Timing slack : 6ps
- Start-point : I\_TYPE\_RM\_reg[11]/CP
- End-point : DIVY\_RE\_reg[26]/D

### 2.7.3 To

Command : `report timing -to I_TYPE_R_reg[11]`




Figure 2.27: Resume of a reg-to-reg path with all cells delays.

Results :

- Timing slack : 12ps
- Start-point : DRQ\_RE\_reg/CP
- End-point : I\_TYPE\_RM\_reg[11]/D

## 2.7.4 From-To

Command : `report timing -from I_TYPE_RM_reg[11] -to DIVY_RE_reg[26]/D`

Results :

- Timing slack : 6ps
- Start-point : I\_TYPE\_RM\_reg[11]/CP
- End-point : DIVY\_RE\_reg[26]/D

## Optimizations

By default the tool will optimize only the worst negative slack (WNS). WNS optimization produces better area, but more violations. You can tell the synthesizer to optimize the total negative slack (TNS). The TNS approach produces fewer violations, meaning fewer issues in the place-and-route stage, but on the other hand runtime will increase. As a general rule, always turn on TNS optimization.

```
set_attribute endpoint_slack_opto true
```

result :

```
1      WITHOUT HIGH EFFORT
2      Cost Group   : 'clk_392MHz' (path_group 'clk_392MHz')
3      Timing slack :      -18ps (TIMING VIOLATION)
4      Start-point  : I_RI_reg[26]/CP
5      End-point    : NEXTPC_RD_reg[30]/D
6
7      WITH HIGH EFFORT
8      Cost Group   : 'clk_392MHz' (path_group 'clk_392MHz')
9      Timing slack :          0ps
10     Start-point  : I_RI_reg[30]/CP
11     End-point    : I_TYPE_RD_reg[23]/D
12
```

### Explain the difference between WNS and TNS.

That are slack for setup timing :

- WNS = Worst Negative Slack = the worst of all negative slack
- TNS = Total Negative Slack = sum of the negative slack paths

The TNS with WNS, lets appreciate the number of negative slack path.

NB : For hold timing violation after clock-tree, we look the WHS(=WNS) and the THS(=TNS).

## Design for Test : DFT

After fabrication of IC, many defects can appear. There can be numerous failures and, found those is like looking for a needle in a haystack. Then, we use the DFT to do it. DFT boils down to an abstraction of a set defects to a faulty model. An example is a short-circuit between a gate and power supply, results in a signal "stuck" to a static state. So, detection of a specific abstract fault reveals a defect into a specific set of defects. This abstraction of defect makes their detection easier.

In summary, the DFT allows to detect fabrication errors. There are many models, like static stuck-at-fault model like above, or the same in a dynamic model (dynamic is a superset of static) to detect bad connection.

In fact, that resume to add "shadow" logic into the design. The DFT methods must be integrated in design conception step.

**The insertion of the scan-chains are done during the synthesis. Explain what is a scan-chain and the purpose of it ?**

A scan-test is the use of a sequential circuit. It resumed the ATPG to a combinational test problem, which is easier to solve. The scan-test making all flip-flop scannable, by chain them. That allows to put a value in each flip-flop at a time, and to get them at another time. To compare an expected value with a real value to detect a fault. And allow to automate the test by using test-pattern.

**Insert 4 scan-chains using fonctionnal pins for scan-ins and scan-outs.**

```
1 read_sdc mips.sdc
2 set_attribute dft_scan_style muxed_scan /
3 define_dft shift_enable -name SHIFT_EN -active high scan_en
4 define_dft test_mode -name TEST_MODE -active high test_mode
5 define_dft test_clock -name TEST_CLOCK scan_clk
6 check_dft_rules
7 report dft_setup
8 synthesize -to_generic -effort high
9 set_attr dft_scan_map_mode tdrc_pass $DESIGN
10 synthesize -to_mapped -effort high
11 report gates
12 check_dft_rules
13 synthesize -incremental -effort high
14 report dft_registers
15 define_dft scan_chain -name chain1 -create_ports -sdi TDI -sdo TDO
16 set_attr dft_mix_clock_edges_in_scan_chains true $DESIGN
17 set_attr dft_min_number_of_scan_chains 4 $DESIGN
18 connect_scan_chains -dont_exceed_min_number_of_scan_chains -auto_create_chains -
    preview $DESIGN
19 report qor
```

Figure 2.28: Mains command to add a scan-chain into the design

**For timing constraints, are you using the same sdc file as the functional mode ? Why not ?**

No, we use a slow clock for the scan-chain and add the port : TDI, TDO, scan\_en, test\_mode. And we select the same I/O delay.

Write the corresponding .sdc for the test mode as well as update the .sdc for the functional mode.

```
1 create_clock -name clk_200MHz -period 5 [get_port CK]
2 create_clock -name clk25MHz -period 40 [get_port scan_clk]
3
4 set_input_delay 0.05438 -clock clk25MHz [get_port scan_en]
5 set_input_delay 0.05438 -clock clk25MHz [get_port test_mode]
6 set_input_delay 0.05438 -clock clk25MHz [get_port scan_clk]
7 set_input_delay 0.05438 -clock clk25MHz [get_port TDI]
8 set_output_delay 0.05438 -clock clk25MHz [get_port TD0]
9
10 set_input_delay 0.05438 -clock clk_200MHz [get_port RESET_N]
11 ...
```

Figure 2.29: Few constrains for test

## Writing outputs

Open the generated netlist and check if everything seems ok. Open up the generated sdc and compare it to the input one. What are the differences ? What is a “set\_dont\_use” ? Why the tool should not use some cells ?

We can see as different : The precision about the wireloadmodel, set of capacitance unit and clock unit, setclockgating, some setdontuse (the set\_dont\_use command is used to exclude cells from the target library. Design Compiler does not use these excluded cells during optimization.)

## Equivalence checking

RTLc is able to generate the script to automatically run LEC (Conformal), what is an equivalence checking tool ? why do we need to run such a tool ? why do not use simulation ?

Equivalence checking is the formal verification of a design, it uses boolean logic to verify the veracity of a design or if the design is equivalent after operations on it, for example optimisation. It is necessary to verify that even after that optimisation phase the function is still the same. It is impossible to prove a circuit without equivalence checking, there are too many cases for human lifetime of testing.

**Run LEC and check that your netlist is equivalent to the original RTL.**

LEC does not work.

# SoC Encounter

## Environment

## Design import

### The netlists

### The physical Libraries

**For Technology/Physical Libraries, select LEF files and fill in the correct LEF files. What is a LEF file ?**

Layer Exchange Format : Its a lite physical library for abstract model different from library used to GDSII

### Global Nets : Power Nets

**For the Power section, enter the name of the power nets. For “Power Nets” enter, let’s say “vdd\_core” and for “Ground Nets” “gnd\_core”. Why do we have to enter this power net information ?**

Because those are the future global connection of VDD and GND for the whole die. It will be used for the ring/stripes.

### IO assignment file

**What is an IO assignment file ?**

IO Assignment File : It is an optional file that is used to instruct the tool where to place IO pins. Without any file the tool will determine these locations automatically. <sup>1</sup>

### Check Design

**Check the standard cell number, the area, the number of instances, the number of primary inputs/outputs. Is it ok ?**

Currently everything is OK !

```
1 rc:> report summary
2 ...
3 Instance      Cells  Cell Area  Net Area  Total Area  Wireload
4 -----
5 MIPS_32_1P_MUL_DIV 14439      225299      0      225299 area_216Kto240K (S)
6
7 encounter 1> checkDesign -netlist
```

---

<sup>1</sup>[https://community.cadence.com/cadence\\_technology\\_forums/f/digital-implementation/1378/design-io-assignment-file-generation](https://community.cadence.com/cadence_technology_forums/f/digital-implementation/1378/design-io-assignment-file-generation)

```

8 #####
9 # Encounter Netlist Design Rule Check
10 # Sun Feb 23 16:02:31 2020
11 #####
12 Design: MIPS_32_1P_MUL_DIV
13
14 ----- Design Summary:
15 Total Standard Cell Number      (cells) : 14439
16 Total Block Cell Number         (cells) : 0
17 Total I/O Pad Cell Number       (cells) : 0
18 Total Standard Cell Area        ( um^2) : 225299.05
19

```

**Are there multi-driver nets ? What is that ? Is it a problem ?**

There is no multi-driver nets :<sup>2</sup>

```

1  encounter 1> checkDesign -netlist
2  ...
3  Number of nets with multiple drivers          : 0
4
5  #####
6  example of multi-driver net :
7  always @ (posedge CLK)
8  y = y + 1;
9
10 always @ (posedge CLK2)
11 y = y + 3;
12

```

**Now check that the SDC is correctly read, run: report\_clocks Is it ok ? Explain L->L, L->LT, T->LL and T->LT.**

Everything is still ok.

- L->L : we didn't find that.
- L->LT : we didn't find that.
- T->LL : we didn't find that.
- T->LT : we didn't find that.

```

1  encounter 2> report_clocks
2  +-----+
3  |                                     |
4  |                                     |
5  |                                     |
6  |                                     |
7  | Clock Name | Source | View | Period | Lead | Trail | Generated | Propagated |
8  |-----+-----+-----+-----+-----+-----+-----+-----+
9  | clk_200MHz | CK    | setup | 5.000 | 0.000 | 2.500 | n         | n         |
10 |-----+-----+-----+-----+-----+-----+-----+
11

```

<sup>2</sup><https://wiki.nus.edu.sg/display/EE2020DP/%5BDRC+23-20%5D+Rule+violation+%28MDRV-1%29+Multiple+Driver+Nets>

**Reload encounter with the new SDC and check with report\_clock that the new command is correctly understood. set\_propagated\_clock [all\_clocks]**

We can see that the clock is now propagated in the section Propagated inside the section Attributes.

```
1  encounter 1> report_clocks
2  +-----+
3  |                                     |
4  |-----+-----+-----+-----+-----+-----+-----+-----+
5  |                                     |
6  |-----+-----+-----+-----+-----+-----+-----+-----+
7  | Clock Name | Source | View | Period | Lead | Trail | Generated | Propagated |
8  |-----+-----+-----+-----+-----+-----+-----+-----+
9  | clk_200MHz | CK    | setup | 5.000 | 0.000 | 2.500 | n         | y         |
10 |-----+-----+-----+-----+-----+-----+-----+-----+
11
```



## Floorplanning

You can see beside the label “Core Utilization” the classical number 0.7. This specifies the core area, here it means that 70% of the design is filled with cells. You can play with this number to change the core area. This has an impact on the congestion of the design, in other words on the routability of the design. Explain why.

Our design needs to have some space on the floorplaning. The last 30% will be used for IOPad, rings etc. It is the allocated space for our design.

## Power Planning

### Connecting to Global Nets

check if everything is correct ? No ? Please correct and rerun. Click “Close”. If you do not find the name of the power pins in the LEF try “vdd” and “gnd”.

Everything is OK.

### Add Rings

These layers are noted V, the first ones are noted H. Explain that :

The one noted V are for vertical and the one noted H are for horizontal.

### Add Stripes, SRoute, Saving the floorplan

Everything is still OK.




Figure 3.1: Result of the floor and power plan.

## Place Design

### Standard Cells Placement

Result :




Figure 3.2: Result of place standard cells.

## Trial Route

We didn't find the diamonds. We have remarked that there is a problem about the size of a cell that is too big :

```
1  **WARN: (ENCTR-3824): The standard cell row height appears to be too large.
2  Estimated standard cell row height = 20 metal3 tracks
3
```

Rest of the output is :

```
1  encounter 2> *** Starting trialRoute (mem=822.8M) ***
2
3  There are 0 guide points passed to trialRoute for fixed pins.
4  There are 0 guide points passed to trialRoute for pinGroup/netGroup/pinGuide pins
5  .
Options: -maxRouteLayer 6 -gcellSizeX 4 -gcellSizeY 2 -floorPlanMode -noPinGuide
```

\*\*WARN: (ENCTR-3824): The standard cell row height appears to be too large.  
Estimated standard cell row height = 20 metal3 tracks

Phase 1a-1d Overflow: 0.02% H + 1.54% V (0:00:00.1 812.5M)

Phase 1e-1e Overflow: 0.00% H + 0.71% V (0:00:00.0 813.2M)

Phase 1l Overflow: 0.02% H + 3.98% V (0:00:00.2 810.4M)

Congestion distribution:

Remain	cntH	cntV
-5: 0	0.00%	48 0.56%
-4: 0	0.00%	26 0.30%
-3: 0	0.00%	28 0.33%
-2: 0	0.00%	37 0.43%
-1: 2	0.02%	65 0.76%
0: 6	0.07%	63 0.74%
1: 9	0.11%	80 0.93%
2: 16	0.19%	76 0.89%
3: 26	0.30%	101 1.18%
4: 20	0.23%	107 1.25%
5: 8489	99.08%	7937 92.64%

Total length: 6.906e+05um, number of vias: 109396  
M1(H) length: 1.085e+04um, number of vias: 57458  
M2(V) length: 2.167e+05um, number of vias: 40991  
M3(H) length: 2.678e+05um, number of vias: 8296  
M4(V) length: 1.204e+05um, number of vias: 2522  
M5(H) length: 7.086e+04um, number of vias: 129  
M6(V) length: 4.019e+03um

Peak Memory Usage was 818.7M

\*\*\* Finished trialRoute (cpu=0:00:01.0 mem=819.8M) \*\*\*

## Timing Analysis

Choose the correct “Design Stage” and explain your choice

We are currently Pre-CTS, just before the clock tree synthesis but after the place.

Check if the the worst negative slack (WNS) is positive. Is the timing met ?

As we can see the timing is not met, WNS is negative.

1	timeDesign Summary													
2	+-----+-----+-----+-----+-----+-----+-----+													
3		Setup mode		all		reg2reg		in2reg		reg2out		in2out		clkgate
4	+-----+-----+-----+-----+-----+-----+-----+													
5		WNS (ns):		-24.406		-24.406		-24.126		N/A		N/A		N/A
6		TNS (ns):		-25961.3		-25961.3		-25216.7		N/A		N/A		N/A
7		Violating Paths:		2148		2148		1770		N/A		N/A		N/A
8		All Paths:		6714		6697		1798		N/A		N/A		N/A
9	+-----+-----+-----+-----+-----+-----+-----+													
10														

Optimize the design with the optDesign command. Redo a timeDesign. Is the timing met now ? What is the slack ?

Timing is met now, slack is positive.

1	optDesign Final Summary													
2	+-----+-----+-----+-----+-----+-----+-----+													
3		Setup mode		all		reg2reg		in2reg		reg2out		in2out		clkgate
4	+-----+-----+-----+-----+-----+-----+-----+													
5		WNS (ns):		0.124		0.124		0.523		N/A		N/A		N/A
6		TNS (ns):		0.000		0.000		0.000		N/A		N/A		N/A
7		Violating Paths:		0		0		0		N/A		N/A		N/A
8		All Paths:		6714		6697		1798		N/A		N/A		N/A
9	+-----+-----+-----+-----+-----+-----+-----+													
10														

**Report the timing and check in the floorplan where is the path.**

```
1    encounter 4> report_timing
2    Path 1: MET Setup Check with Pin HI_RW_reg[29]/CP
3    Endpoint:    HI_RW_reg[29]/D      (^) checked with leading edge of 'clk_200MHz'
4    Beginpoint:  S00MUL7_RM_reg[4]/Q (^) triggered by leading edge of 'clk_200MHz'
5
```




Figure 3.3: Longest path found between the two regs.

**What is the TNS ? Why is important to have this information with the WNS ?**

The worst negative slack is means different things it depends on the sign:

- Postive : The timing is respected and we arrive in time.
- Negative : The timing is not respect and the data arrive to late.

The Total negative slack is the sum of all negative slack in our design.

- If it's 0 then it means the design meets the timing.
- If it's positive, then it means that there are some negative slacks in the design and the timing are not met.
- It will never be negative.

The "Total Negative Slack (TNS)" is the sum of the (real) negative slack in your design. If 0, then the design meets timing. If it is a positive number, then it means that there is negative slack in the design (hence your design fails). It cannot be negative.



## CTS: Clock Tree Synthesis

### Why are there specific cells for the clock tree ?

The clock tree cells are specific because they contain specific buffer that will have a really good control of rise and fall time of clock edges. They keep noise from feeding back into another system and try not to create delay in the signal. They allow the clock to have a high fanout.<sup>3</sup>




Figure 3.4: In white we can see the clock tree.

### Is the timing met post CTS ? What is your worst timing path ?

```
1  encounter 10> report_timing
2  Path 1: MET Setup Check with Pin HI_RW_reg[29]/CP
3  Endpoint:  HI_RW_reg[29]/D      (^) checked with leading edge of 'clk_200MHz'
4  Beginpoint: S00MUL7_RM_reg[4]/Q (^) triggered by leading edge of 'clk_200MHz'
5
6
7
8  timeDesign Summary
9
10 +-----+-----+-----+-----+-----+-----+-----+
11 |          Setup mode          | all | reg2reg | in2reg | reg2out | in2out | clkgate |
12 |
13 +-----+-----+-----+-----+-----+-----+-----+
14 |          WNS (ns):| 0.091 | 0.091 | 0.826 | N/A | N/A | N/A |
15 |
16 |          TNS (ns):| 0.000 | 0.000 | 0.000 | N/A | N/A | N/A |
17 |
```

<sup>3</sup><https://bitcointalk.org/index.php?topic=128286.0>



14		Violating Paths:		0		0		0		N/A		N/A		N/A
15		All Paths:		6714		6697		1798		N/A		N/A		N/A
16														
17														

Maybe an optDesign postCTS will optimize that ? Is it better ?

As we can see it is a bit better

1	optDesign Final Summary													
2														
3		Setup mode		all		reg2reg		in2reg		reg2out		in2out		clkgate
4														
5		WNS (ns):		0.113		0.113		0.824		N/A		N/A		N/A
6		TNS (ns):		0.000		0.000		0.000		N/A		N/A		N/A
7		Violating Paths:		0		0		0		N/A		N/A		N/A
8		All Paths:		6714		6697		1798		N/A		N/A		N/A
9														
10														

Now that the clock tree is built, you can check if you meet the timing in hold mode. Run: timeDesign -postCTS -hold Is the timing met in hold mode ?

Timing is not met, we will try an optimization for both setup and hold.

1	timeDesign Summary													
2														
3		Hold mode		all		reg2reg		in2reg		reg2out		in2out		clkgate
4														
5		WNS (ns):		-0.176		0.037		-0.176		N/A		N/A		N/A
6		TNS (ns):		-11.026		0.000		-11.026		N/A		N/A		N/A
7		Violating Paths:		84		0		84		N/A		N/A		N/A
8		All Paths:		6714		6697		1798		N/A		N/A		N/A
9														
10														

Report the timing in hold mode with the report\_timing command. In order to distinguish the setup and hold mode report\_timing uses “early” and “late”. Which one is which one ? Explain.

Timing is now met post CTS on hold mode.

1	timeDesign Summary
2	
3	Hold mode   all   reg2reg   in2reg   reg2out   in2out   clkgate
4	
5	WNS (ns):   0.001   0.037   0.001   N/A   N/A   N/A
6	TNS (ns):   0.000   0.000   0.000   N/A   N/A   N/A
7	Violating Paths:   0   0   0   N/A   N/A   N/A
8	All Paths:   6714   6697   1798   N/A   N/A   N/A
9	
10	
11	timeDesign Summary
12	
13	
14	Setup mode   all   reg2reg   in2reg   reg2out   in2out   clkgate
15	
16	WNS (ns):   0.113   0.113   0.824   N/A   N/A   N/A
17	TNS (ns):   0.000   0.000   0.000   N/A   N/A   N/A
18	Violating Paths:   0   0   0   N/A   N/A   N/A
19	All Paths:   6714   6697   1798   N/A   N/A   N/A
20	
21	

We didn't find early and late but it is written Hold mode and Setup mode.

## Routing the design: NanoRoute

Is the post-route timing met ? No ? Let's optimize the timing, Is the timing better ? Please report the worst timing path. What is it ?

Timing were not met. Timing are met after optimisation `setAnalysisMode -analysisType onChipVariation BEFORE optDesign -postRoute`, else error ENCOPT 6080 (Thanks to Quentin).

```
1  timeDesign Summary
2
3  +-----+-----+-----+-----+-----+-----+-----+
4  |          Setup mode          | all | reg2reg | in2reg | reg2out | in2out | clkgate |
5  |-----+-----+-----+-----+-----+-----+-----+
6  |          WNS (ns):          | 0.112 | 0.112 | 0.819 | N/A | N/A | N/A |
7  |          TNS (ns):          | 0.000 | 0.000 | 0.000 | N/A | N/A | N/A |
8  |          Violating Paths:    | 0     | 0     | 0     | N/A | N/A | N/A |
9  |          All Paths:          | 6714  | 6697  | 1798  | N/A | N/A | N/A |
10 |-----+-----+-----+-----+-----+-----+-----+
11
```

Worst path :

```
1  Path 1: MET Setup Check with Pin HI_RW_reg[30]/CP
2  Endpoint:  HI_RW_reg[30]/D      (v) checked with  leading edge of 'clk_200MHz'
3  Beginpoint: S00MUL7_RM_reg[4]/Q (v) triggered by  leading edge of 'clk_200MHz'
4  Analysis View: setup
5  Other End Arrival Time          0.261
6  - Setup                        0.173
7  + Phase Shift                   5.000
8  = Required Time                 5.088
9  - Arrival Time                 4.976
10 = Slack Time                   0.112
11
```

The worst path is inside the multiplier.

## Adding filler cells

### What is a filler cell ? Why do we need it ?

The design rules tell us that there is a need to have continuity between N-well, P-well and Power continuity. If not, cells need to be spaced farther apart. It will be a loss of space. Moreover the wells need to be tied to a single global VDD/VSS. Thus, all the wells of standard cells have to be tied to maintain continuity. It is impossible for a design to fill 100% of the die with only regular cells. Filler cells are used to fill this space. They reduce DRC violation and help maintain power rail connection continuity. <sup>4</sup>

Choose “Place  $\downarrow$  Physical Cells  $\downarrow$  Add Filler”. Why do call these cells “physical cells” ?




Figure 3.5: Here we can see a filler cell inside the design. It is called physical cell because they physically take some place on the design.

```
1      encounter 14> *INFO: Adding fillers to top-module.
2      *INFO:   Added 10 filler insts (cell FILLER2V5CAP64 / prefix FILLER).
3      ...
4      *INFO: Total 4613 filler insts added - prefix FILLER (CPU: 0:00:00.1).
5      For 4613 new insts, *** Applied 2 GNC rules (cpu = 0:00:00.0)
6      Saving Drc markers ...
7      ... 0 markers are saved ...
8      *INFO: Checking for DRC violations on added fillers.
9      ...
10     *INFO: Iteration 0-#5, Found 0 DRC violation (real: 0:00:00.0).
11     ...
12     ... 0 markers are loaded ...
13     *INFO: End DRC Checks. (real: 0:00:04.0 ).
14     *INFO: Replaced 175 fillers which had DRC vio's, with 395 new fillers.
```

<sup>4</sup><https://www.quora.com/Why-do-we-use-filler-cells-for-N-well-continuity>



# Power Rail Analysis

It does not work. But I found a course that explain the whole flow<sup>5</sup>

```
1 Rail Analysis is unsuccessful due to errors.
2
3 Finished Rail Analysis at 20:08:37 02/23/2020 (cpu=0:00:00, real=0:00:01, peak
4 mem=1083.01MB)
5 Current Power Analysis resource usage: (total cpu=0:48:36, real=3:48:48, mem
6 =1083.01MB)
7 voltus_rail exited unsuccessfully.
8 **ERROR: (PRL-387): "Rail Analysis" failed to finish successfully.
9 **ERROR: (EMS-19): emsIssueMsg failed because the message number 1 does not
10 exist in the catalog file /users/soft/opus/Linux/EDI-13.24.026/share/cdssetup/
11 errormessages/fe/vts.msg.
12 Update the catalog file with correct data and re-register the message catalog.
13 **ERROR: (VOLTUS-5003): Net/Group-Net '' does not exist in the design '
14 MIPS_32_1P_MUL_DIV'. Use always-on net name as the group-net name.
15 **ERROR: (VOLTUS-5062): You must load the state directory before plotting 'ir'.
16 **ERROR: **ERROR: (VOLTUS_ERA-2395): Check error messages in log file.
```




Figure 3.6: Ending result.

<sup>5</sup>[http://www.ee.ncu.edu.tw/~jfli/vlsidi/lecture/SOC\\_Encounter.pdf](http://www.ee.ncu.edu.tw/~jfli/vlsidi/lecture/SOC_Encounter.pdf)

## Bibliography

- [1] A. B. Kahng K. D. Boese and S. Mantik. On the relevance of wire load models. *ACM International Workshop on System-Level Interconnect Prediction*, pages 91–98, April 2001.

# List of Figures

2.1	Representation of an imaginary gate slews if the lower and upper threshold are respectively 30% and 70% for the fall and the rise . . . . .	4
2.2	Representation of the Fall Delay and the Rise Delay of an imaginary inverter gate, in blue the input, in red the output. . . . .	5
2.3	Table of nominal Voltage and Temperature for WC and BC lib. . . . .	5
2.4	Representation of all the necessary thresholds to characterize the cell for both WC and BC (same results), slew, input, output. . . . .	6
2.5	Representation of the Fall Delay, the Rise Delay, Rise Slew, Fall Slew, we can clearly see a difference between the WC and BC library. . . . .	6
2.6	Help option from RC interpreter. . . . .	7
2.7	Example of check_design usage on our design. . . . .	8
2.8	RTL design interface, as we can see the second signal is the external reset. . . . .	9
2.9	A synchronous reset synchronizer . . . . .	10
2.10	VHDL example of a synchronous reset synchronizer . . . . .	10
2.11	Waveform of a synchronous reset synchronizer . . . . .	11
2.12	An asynchronous reset synchronizer . . . . .	11
2.13	VHDL example of an asynchronous reset synchronizer . . . . .	11
2.14	Waveform of a asynchronous reset synchronizer . . . . .	12
2.15	VHDL of the reset synchronizer in the RTL design. . . . .	12
2.16	Graphic modelization of the wire with different type of WLM, true value is at the bottom. We can see the different blocks colored . . . . .	14
2.17	It is the longest path because . . . . .	15
2.18	report -lint output, as we can see there are more than 3 categories of errors. . . . .	16
2.19	The three main constraints to set . . . . .	17
2.20	Report timing : Timing not met after STA with WLM . . . . .	17
2.21	Report of the 10 worst path of the design . . . . .	18
2.22	Example of Launch and capture clock represented from . . . . .	19
2.23	Representation of the report from rtl compiler . . . . .	19
2.24	Multiple synthesis at the same time period = 3ns wins. Timing slack is now 0. . . . .	20
2.25	input delay commands. . . . .	22
2.26	output delay commands . . . . .	23
2.27	Resume of a reg-to-reg path with all cells delays. . . . .	25
2.28	Mains command to add a scan-chain into the design . . . . .	28
2.29	Few constrains for test . . . . .	29
3.1	Result of the floor and power plan. . . . .	34
3.2	Result of place standard cells. . . . .	35
3.3	Longest path found between the two regs. . . . .	39
3.4	In white we can see the clock tree. . . . .	41
3.5	Here we can see a filler cell inside the design. It is called physical cell because they physically take some place on the design. . . . .	45
3.6	Ending result. . . . .	47



# Annexe

## Glossary :

- EDA : Electronic design automation
- DFT : Design For Test
- CTS : Clock Tree Synthesys :
- STA : Static Timing Analysis
- DRC : Design Rule Check
- LVS : Logical Vs Schematic
- IC : Integrated Circuit
- PCB : Printed Circuit Board
- Plot/Pad :
- FP : Floor Planing
- ATPG : Automatic Test Pattern generation
- stuck-at fault : is a fault model for ATPG
- PVT : Process Voltage Temperature
- Fanout : how much cells my signal can attack without being degraded
- .lib : LIBerty : Technology library source files containing all required information for synthesis and static timing analysis
- library max (WC=Worst Case) : The timing in this kind of library are the longest (Max path/-Max Data path). They are used for setup analysis.
- library min (BC=Best Case) : The timing in the kind of library are the shortest (Min path/Min Data path). They are used for hold analysis.
- WNS : Worst negative slack : The longest path in the design
- TNS : Total Negative Slack : The Sum of all the longest path in the design
- WLM : Wire-Load Model : Statistical Model that
- WHS : Worst Hold Slack ( $i=j$ WNS)
- THS : Total Hold Slack ( $i=j$ TNS)
- WPWS : Worst Pulse Width Slack
- TPWS : Total Pulse Width Slack
- DC : Design Compiler
- DCP : Design Compiler Physical
- RC : RTL Compiler
- RCP : RTL Compiler Physical

- SS : Setup Slack : Real time between data latch arrival and clock latch edge, less setup timing. To be TC, all SS must be positive or void.
- HS : Hold Slack : Real time between end of data established and end of hold timing. To be TC, all HS must be positive or void.
- CDC : Clock Domain Crossing
- GDSII : Graphic Database System II
- PnR : Place .& Route
- floor planning : Macro planing did by human to help EDA tool
- spare cells : set of logic cells
- ECO : Engineering Change Order : using of spare cells to prevent any change in design after generated lithographic photomasks, its use to reduced the cost of a design error detecting in back-end flow
- Boundary Scan :
- JTAG : Join Test Action Group :
- Trial Route : quick route to predict congestion route, is without fixing DRC or LVS violation
- Timing Met
- Signoff : Abstract to real, generating GDSII
- LEF : Layer Exchange Format : Its a lite physical library for abstract model different from library used to GDSII
- SDC : Synopsis Design Constraints : Define timing constraints like input delay, output delay, clock
- Shmoo plots ("excel" table)