
Chapter 4 Dataflow Modeling

Dataflow modeling provides a powerful way to implement a design. Verilog allows a design processes data rather than instantiation of individual gates. Dataflow modeling has become a popular design approach as *logic synthesis tools* have become sophisticated. This approach allows the designer to concentrate on optimizing the circuit in terms of data flow.

4.1 Continuous Assignments

Y1 is continuous assigned by AND gate.




4.1 Continuous Assignments

A **continuous assignment** is the most basic statement in dateflow modeling, used to drive a value onto a **net**, A continuous assignment replaces gates in the description of the circuit and describes the circuit at a higher level of abstraction. A continuous assignment statement starts with the keyword **assign**.

```
//Syntax of assign statement in the simplest form < continuous_assign > : : = assign < drive_strength > ? < delay > ? < list_of_assignments > ;
```

4.1.1 Implicit Continuous Assignment

Instead of declaring a net and then writing a continuous assignment on the net. Verilog provides a shortcut by which a continuous assignment can be placed on a net when it is declared. There can be only one implicit declaration assignment per net because a net is declared only once.



4.2 Delays

Delay value control the time between the change in a right-hand-side operand and when the new value is assigned to the left-hand-side.

4.2.1 Regular Assignment Delay


The first method is to assign a delay value in a continuous assignment statement. The delay value is specified after the keyword **assign**.


Ex1. Regular Assignment Delay program


1. This example shows inertial delay. The waveform is generated by the assign statement. It shows the delay on signal out. Note the following changes. When signals *in1* and *in2* go high at time 20, out goes to a high 10 time units later (time = 30).

- 2. When *in1* goes to low at 60, *out* changes to low at 70.
- 3. However, *in1* changes to high at 100, but it goes down to low before 10 time units have elapsed.
- 4.Hence, at the time of recompilation, 10 units after time 100, *in1* is 0. Thus, out gets the value 0. A pulse of width less than the specified assignment delay is not propagated to the output.

Verilog Code








4.2.2 Implicit Continuous Assignment Delay


An equivalent method is using an implicit continuous assignment to specify both a delay and an assignment on the net.

Ex2. Implicit Continuous Assignment


Verilog Code



Test Stimulus Code



Simulation Waveform





4.2.3 Net Declaration Delay


A delay can be specified on a net when it is declared without putting a continuous assignment on the net. If a delay is specified on a net out, then any value change applied to the net out is delayed accordingly. Net declaration delays can also be used in gate-level modeling.


Ex3. Net Declaration Delay program

Verilog Code









4.3 Expressions, Operators, and Operands

Dataflow modeling describes the design in terms of expressions instead of primitive gates. **expressions, operators,** and **operands** form the basis of dataflow modeling .


4.3.1 Expressions

Expressions are constructs that combine operators and operands to produce a result.

```
//Examples of expressions . Combine operators and operands a ^ b  addr1[20:17] + addr2[20:17] \\ in1 \mid in2
```

4.3.2 Operands

Operands can be any one of the data types. Some constructs will take only certain types of operands.



4.3.3 Operators

The operator acts on the operands to produce desired results. Verilog provides various types of operators.


| Operator | Operator | Operation | Number of Operands | | | |
|------------|----------|-----------------------|-----------------------|--|--|--|
| Type | Symbol | Performed | | | | |
| Arithmetic | * | Multiply | Two | | | |
| | / | Divide | Two | | | |
| | + | Add | Two | | | |
| | - | Subtract | Two | | | |
| | % | Modulus | Two | | | |
| Logical | ! | Logical negation | One | | | |
| 8 | && | Logical and | Two | | | |
| | | Logical or | Two | | | |
| Relational | > | Greater than | Two | | | |
| | < | Less than | Two | | | |
| | >= | Greater than or equal | Two | | | |
| | <= | Less than or equal | Two | | | |
| Equality | == | Equality | Two | | | |
| | != | Inequality | Two | | | |


| | === | Case equality | Two | | | | | |
|---------------|----------|---------------------|------------|--|--|--|--|--|
| | !== | Case inequality Two | | | | | | |
| Bitwise | ~ | Bitwise negation | One | | | | | |
| | & | Bitwise and | Two | | | | | |
| | | Betwise or | Two | | | | | |
| | ^ | Bitwise xor | Two | | | | | |
| | ^~ or ~^ | Bitwise xnor | Two | | | | | |
| Reduction | & | Reduction and | One | | | | | |
| | ~& | Reduction nand | One | | | | | |
| | | Reduction or | One | | | | | |
| | ~ | Reduction nor | One | | | | | |
| | ۸ | Reduction xor | One | | | | | |
| | ^~ or ~^ | Reduction nxor | One | | | | | |
| Shift | >> | Right shift | Two | | | | | |
| | << | Left shift | Two | | | | | |
| Concatenation | { } | Concatenation | Any number | | | | | |
| Replication | { { } } | Replication | Any number | | | | | |
| Conditional | ?: | Conditional | three | | | | | |


4.4 Examples

• Dataflow 4-to-1 Multiplexer (Using Logic Equations)


Verilog Code







```
end endmodule
```



Simulation Result

```
Simulation stopped at the end of time 0.

Ready: sim
INO= 1, IN1= 0, IN2= 1, IN3= 0

S1 = 0, S0 = 0, OUTPUT = 1

S1 = 0, S0 = 1, OUTPUT = 0

S1 = 1, S0 = 0, OUTPUT = 1

S1 = 1, S0 = 1, OUTPUT = 0


16 State changes on observable nets.


Simulation stopped at the end of time 4.


Ready:
```


• Dataflow 4-to-1 Multiplexer (Using Conditional Operators)

Verilog Code









Simulation Result

```
Simulation stopped at the end of time 0.

Ready: sim
ING= 1, IN1= 0, IN2= 1, IN3= 0

S1 = 0, S0 = 0, OUTPUT = 1

S1 = 0, S0 = 1, OUTPUT = 0

S1 = 1, S0 = 0, OUTPUT = 1

S1 = 1, S0 = 1, OUTPUT = 0


16 State changes on observable nets.


Simulation stopped at the end of time 4.

Ready:
```

• Dataflow 4-bit Full Adder (Using Dataflow Operators)

Verilog Code





```
#5 A = 4'd2; B = 4'd5;


#5 A = 4'd9; B = 4'd9;

#5 A = 4'd10; B = 4'd15;

#5 A = 4'd10; B = 4'd5; C_IN = 1'b1;

end

endmodule
```



Simulation Result

```
Simulation stopped at the end of time 0.

Ready: sim
5 A= 0011, B=0100, C_IN= 0,, C_OUT= 0, SUM= 0111
10 A= 0010, B=0101, C_IN= 0,, C_OUT= 0, SUM= 0111
15 A= 1001, B=1001, C_IN= 0,, C_OUT= 1, SUM= 0010
20 A= 1010, B=1111, C_IN= 0,, C_OUT= 1, SUM= 1001
| 25 A= 1010, B=0101, C_IN= 1,, C_OUT= 1, SUM= 0000
45 State changes on observable nets.


Simulation stopped at the end of time 25.

Ready:
```

- The result is x if any operand bit has a value x
- Negative numbers are represented as 2's complement


| Symbol | Operation |
|--------|------------------|
| + | Addition |
| - | Subtraction |
| * | Multiplication |
| / | Division |
| ** | Exponent (power) |
| % | Modulus |

Carry Propagation Adder:




Disadvantage: Long delay for output *Cn*


Carry Look-Ahead Adder:





Dataflow 4-bit Full Adder with Carry Lookahead

Verilog Code









Simulation Result

```
Simulation stopped at the end of time 0.

Ready: sim
5 A= 0011, B=0100, C_IN= 0,, C_OUT= 0, SUM= 0111

10 A= 0010, B=0101, C_IN= 0,, C_OUT= 0, SUM= 0111

15 A= 1001, B=1001, C_IN= 0,, C_OUT= 1, SUM= 0010

20 A= 1010, B=1111, C_IN= 0,, C_OUT= 1, SUM= 1001

25 A= 1010, B=0101, C_IN= 1,, C_OUT= 1, SUM= 0000


71 State changes on observable nets.


Simulation stopped at the end of time 25.

Ready:
```


• Dataflow Ripple Counter

Verilog Code







The logic diagram of edge trigger Flip Flop



The circuit diagram of T_dff and edge_dff modules:




The circuit diagram of counter:



```
Top level stimulus _____
                        module stimulus;
 module
                        reg CLOCK, CLEAR;
                         wire [3:0] Q;
   Declare variables
   for stimulating
   input
                         initial
                             $monitor($time, " Count Q = %b Clear=
                         %b", Q[3:0],CLEAR);
                         initial
                             $gr_waves( "clk", CLOCK,
                                      "Clear", CLEAR,
                                      "Q", Q[3:0],
                                      "Q0", Q[0],
                                      "Q1", Q[1],
                                      "Q2", Q[2],
                                      "Q3", Q[3]);
 Instantiated the
 design block
                        counter c1(Q, CLOCK, CLEAR);
                        ⊾initial
 Stimulate the_
 Clear Signal
                         begin
                             CLEAR = 1'b1;
                             #34 CLEAR = 1'b0;
                             #200 CLEAR = 1'b1;
                             #50 CLEAR = 1'b0;
                         end
 Setup the clock to
 toggle every 10 time
                        initial
 units
                         begin
                             CLOCK = 1'b0;
                             forever #10 CLOCK = ~CLOCK;
                         end
Finish the
simulation at
                        initial
time 200
                         begin
```

```
#400 $finish;
end
endmodule
```



Simulation Result

```
Simulation stopped at the end of time 0.
Ready: sim
                   40 Count
                             Q
                             Q
                             Q
                             Q
                             Q
                             Q
                             Q
                             Q
                  220
                             Q
                  234
                             Q
                      Count
                                  0000
                  284 Count
                             Q
                  320 Count
                             Q
                                 0010 Clear=
                  340 Count Q
                                 0011 Clear=
```


Reduction Operators

- Perform only on one vector operand
 - Carry out a bit-wise operation
 - Yield a 1-bit result
 - Work bit by bit from right to left

| Symbol | Operation |
|--------|-------------------------|
| & | Reduction and |
| ~& | Reduction nand |
| | Reduction or |
| ~ | Reduction nor |
| ^ | Reduction exclusive or |
| ~^, ^~ | Reduction exclusive nor |


A 9-Bit Parity Generator

```
// dataflow modeling using reduction operator assign ep = ^x; // even parity generator assign op = ~ep; // odd parity generator
```



 $ep=x[0]^x[1]^x[2]^x[3]^x[4]^x[5]^x[6]^x[8]^x[9];$

An All-Bit-Zero/One Detector



Relational Operators

- The result is 1 if the expression is true and 0 if the expression is false
 - Return x if any operand bit is x or z

| Symbol | Operation |
|--------|-----------------------|
| > | Greater than |
| < | Less than |
| >= | Greater than or equal |
| <= | Less than or equal |

A = b > c;

Equality Operators


- Compare the two operands bit by bit
 - The shorter operand is zero-extended
 - Return 1 if the expression is true and 0 if the expression is false

| Symbol | Operation | | | | | |
|--------|--------------------|--|--|--|--|--|
| == | Logical equality | | | | | |
| != | Logical inequality | | | | | |
| === | Case equality | | | | | |
| !== | Case inequality | | | | | |

Equality Operators

- ❖ The operators (==, !=)
 - yield an x if any operand bit is x or z
- ❖ The operators (===, !==)
 - yield a 1 if the two operands exactly match
 - 0 if the two operands not exactly match

A 4-B Magnitude Comparator



```
// dataflow modeling using relation operators
assign Oaeqb = (a == b) && (Iaeqb == 1); // =
assign Oagtb = (a > b) || ((a == b)&& (Iagtb == 1)); // >
```

Shift Operators

- Logical shift operators
- Arithmetic shift operators

| Symbol | Operation |
|--------|------------------------|
| >> | Logical right shift |
| << | Logical left shift |
| >>> | Arithmetic right shift |
| <<< | Arithmetic left shift |

```
-2=00010 \rightarrow 11101+1=11110 \quad 01111 \quad 11111
10110 >> 11011, \quad 00110 >> 00011
```

An Example of Shift Operators

```
input signed [3:0] x;
output [3:0] y;
output signed [3:0] z;

assign y = x >> 1;
assign z = x >>> 1;
= 0100, y=x>>1=0010, z=x>>>1=0010,
```

```
x= 0100, y=x>>1=0010, z=x>>>1=0010,
x= 1100, y=x>>1=0110, z=x>>>1=1110,
x= 1111, y=x>>1=0111, z=x>>>1=1111,
```


The Conditional Operator

- Usage: condition_expr ? true_expr: false_expr;
 - If condition_expr = x or z: the result = true_expr & false_expr (0 and 0 gets 0, 1 and 1 gets 1, others gets x)
- For example

```
assign out = selection ? in_1: in_0;
```

An Example --- A 4-to-1 MUX

```
// using conditional operator (?:)
assign out = s1 ? (s0 ? i3 : i2) : (s0 ? i1 : i0);
```



Homework 2:




Figure 8.20: The complete logic circuit of a four-digit multiplexing-driven seven-segment LED display.

- 1. complete a common-cathode seven-segment LED display which integrates the following 4 modules.
- (a) Write a 2-bit binary counter module. (data flow desicription)
- (b) Write a BCD-to-seven-segment decoder module. (data flow desicription)
- (c) Write a 2-to-4 Decoder module. (data flow desicription)
- (d) Write a 4-bit 4-to-1 multiplexer module. (data flow desicription)

Chap. 6 dataflow Exercise: 1, 2, 3

Chap. 5 gate-level Exercise: 3, 4, 5

Chap. 3 Lexical Exercise: 1, 2, 3, 4, 5






Figure 8.20: The complete logic circuit of a four-digit multiplexing-driven seven-segment LED display.



(a) A four-seven-segment LED display using multiplexing technique



(b) Timing diagram for the four-seven-segment LED display shown in (a)

Figure 8.19: The logic circuit and timing diagram of a four-digit multiplexing-driven seven-segment LED display.





Figure 8.16: The structures of seven-segment LEDs.



LED display

(b) Seven-segment LED display code format

- Bit no.

Code

| Digit | g | f | е | d | С | b | а | Code | Digit | g | f | е | d | с | b | а | Code |
|-------|---|---|---|---|---|---|---|------|-----------------------|---|---|---|---|---|---|---|------|
| 0 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 40 | 8 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 00 |
| 1 | 1 | 1 | 1 | 1 | 0 | 0 | 1 | 79 | 9 | 0 | 0 | 1 | 0 | 0 | 0 | 0 | 10 |
| 2 | 0 | 1 | 0 | 0 | 1 | 0 | 0 | 24 | A (a) | 0 | 0 | 0 | 1 | 0 | 0 | 0 | 08 |
| 3 | 0 | 1 | 1 | 0 | 0 | 0 | 0 | 30 | B(b) | 0 | 0 | 0 | 0 | 0 | 1 | 1 | 03 |
| 4 | 0 | 0 | 1 | 1 | 0 | 0 | 1 | 19 | C(c) | 1 | 0 | 0 | 0 | 1 | 1 | 0 | 46 |
| 5 | 0 | 0 | 1 | 0 | 0 | 1 | 0 | 12 | $D\left(d\right)$ | 0 | 1 | 0 | 0 | 0 | 0 | 1 | 21 |
| 6 | 0 | 0 | 0 | 0 | 0 | 1 | 0 | 02 | <i>E</i> (<i>e</i>) | 0 | 0 | 0 | 0 | 1 | 1 | 0 | 06 |
| 7 | 1 | 1 | 1 | 1 | 0 | 0 | 0 | 78 | F(f) | 0 | 0 | 0 | 1 | 1 | 1 | 0 | 0E |

(c) Seven-segment LED display code

Figure 8.18: The relationship between digit and common-anode seven-segment LED display code.




Figure 8.17: Examples of LED indicators and a seven-segment LED display circuit.