
#### Data processing (ADD, SUB, AND, CMP, MOV, etc)



The second operand, Op2, is either a constant C or register Rm

Assume Shift=0, Rot=0, for unshifted Rm or immediate C

Data	Pro	cessing	Op2
------	-----	---------	-----

ADD r0, r1, op2 MOV r0, op2

#### **Examples**

ADD r0, r1, r2 MOV r0, #0x100 CMP r0, #-120 EOR r0, r1, r2, LSR #10 RSB r0, r1, r2, ASR r3 MOVS r0, r0, RRX

Op2	Conditions	Notes
Rm		r15=pc, r14=lr, r13=sp
#imm	imm = $s * 2^n$ (0 \le s \le 255, if n is even) (0 \le s \le 127, if n is odd)	Assembler will translate negative <i>imm</i> values into positive changing op-code as necessary Assembler will work out s,n from <i>imm</i> if they exist, or give error.
Rm, shift #s	$(1 \le s \le 31)$ shift => LSR,LSL,ASR,ASL,ROR	Shifts/rotates write carry if S = 1 and there is no arithmetic/compare. Carry is last bit shifted/rotated off end of Rm.
Rm, RRX	Rotate Right eXtended	RRX rotate right 33 bit word made of Rm and C by 1
Rm, shift Rs	shift => LSR,LSL,ASR,ASL,ROR	Shift Rm by no of bits equal to register Rs value (takes 2 cycles)

С	1 => carry
٧	1 => signed overflow
N	1 => negative
Z	1 => zero

Op-codes AND ANDEQ ANDS ANDSEQ	EQ.NE, => Condition S => set condition codes on result note position of S
--	---

Op	Assembly	Operation	Pseudocode
0000	AND Rd,Rn,op2	Bitwise logical AND	Rd := Rn AND op2
0001	EOR Rd,Rn,op2	Bitwise logical XOR	Rd := Rn XOR op2
0010	SUB Rd, Rn, op2	Subtract	Rd := Rn - op2
0011	RSB Rd, Rn, op2	Reverse subtract	Rd := op2 - Rn
0100	ADD Rd,Rn,op2	Add	Rd := Rn + op2
0101	ADC Rd,Rn,op2	Add with carry	Rd := Rn + op2 + C
0110	SBC Rd, Rn, op2	Subtract with carry	Rd := Rn - op2 + C - 1
0111	RSC Rd, Rn, op2	Reverse sub with C	Rd := op2 - Rn + C - 1
1000	TST Rn, op2	set NZ on AND	Rn AND op2
1001	TEQ Rn, op2	set NZ on EOR	Rn EOR op2
1010	CMP Rn, op2	set NZCV on subtract	Rn - op2
1011	CMN Rn, op2	set NZCV on add	Rn + op2
1100	ORR Rd,Rn,op2	Bitwise logical OR	Rd := Rn OR op2
1101	MOV Rd, op2	Move	Rd := op2
1110	BIC Rd,Rn,op2	Bitwise clear	Rd := Rn AND NOT op2
1111	MVN Rd,op2	Bitwise move invert	Rd := NOT op2

Shift and rotate aliasses	Alias	Instruction equivalent
LSR, LSL, ASR, ASL, ROR	LSR Rd, op2, #n	MOV Rd, op2, LSR #n
RRX (no #n)	RORS Rd, op2, #n	MOVS Rd, op2, ROR #n
	RRX Rd, op2	MOV Rd, op2, RRX

## Multiply in detail

- MUL,MLA were the original (32 bit LSW result) instructions
  - Why does it not matter whether they are signed or unsigned?

Register operands only No constants, no shifts

NB d & m must be different for MUL, MLA

Later architectures added 64 bit results

#### ARM3 and above

MUL rd, rm, rs multiply (32 bit) Rd := (Rm\*Rs)[31:0]Rd:= (Rm\*Rs)[31:0] + Rn MLA rd,rm,rs,rn multiply-acc (32 bit) UMULL rl, rh, rm, rs unsigned multiply (Rh:RI) := Rm\*RsUMLAL rl, rh, rm, rs unsigned multiply-acc (Rh:RI) := (Rh:RI) + Rm\*Rs(Rh:RI) := Rm\*RsSMULL rl.rh.rm.rs signed multiply SMLAL rl,rh,rm,rs signed multiply-acc (Rh:RI) := (Rh:RI) + Rm\*Rs

ARM7DM core and above (64 bit multiply result)

## Data transfer (to or from memory LDR,STR)

4	4	4	12	
cond 0 1 0 PU B W L	Rn	Rd	S	$Rd \leftrightarrow mem[Rn+S]$
1			Shift Rm	Rd ↔ mem[Rn+Rm*]

Rm\* = Rm shifted left by constant (scaled)

Bit in word	0	1
U	subtract offset [Rn-S]	add offset [Rn+S]
В	Word	Byte
L	Store	Load

P bit	W bit	address	Rn
0	0	[Rn]	Rn := Rn+S
0	1	not allowed	NB S = 0 gives Rn no change
1	0	[Rn+Rm] or [Rn+S]	no change
1	1	[Rn+Rm] or [Rn+S]	Rn := Rn+Rm  or  Rn := Rn+S

LDMED r13!, {r0-r4,r6,r7}; ! => write-back to address register

STMFA r13, {r2}; no write-back

STMEQIB r2!, {r5-r12}; note position of EQ or other condition

higher register nos transfer to/from higher mem addresses

[E|F][A|D] Empty|Full, Ascending|Descending

[I|D][A|B] Increment|Decrement, After|Before

Name	Stack	Other
pre-increment load	LDMED	LDMIB
post-increment load	LDMFD	LDMIA
pre-decrement load	LDMEA	LDMDB
post-decrement load	LDMFA	LDMDA
pre-increment store	STMFA	STMIB
post-increment store	STMEA	STMIA
pre-decrement store	STMFD	STMDB
post-decrement store	STMED	STMDA

#### **Data Transfer Instructions**

```
LDR load word

STR store word

LDRB load byte

STRB store byte

LDREQB; NB B is after EQ condition

STREQB;
```

```
; all opcodes below can have B suffix to indicate byte transfer or address
LDR
                           ; register-indirect addressing (r1)
        r0, [r1]
LDR
        r0, [r1, #offset]; pre-indexed addressing (r1 + offset)
LDR
        r0, [r1, #offset]!; pre-indexed, auto-indexing (r1 + offset, r1 := r1+offset)
LDR
        r0, [r1], #offset ; post-indexed, auto-indexing (r1, r1 := r1+offset)
LDR
        r0, [r1, r2]
                          ; register-indexed addressing (r1 + r2)
LDR
        r0, [r1, r2, lsl #shift] ;scaled register-indexed addressing (r1 + r2 * 2<sup>shift</sup>)
LDR
        r0, address label; PC relative addressing (pc+8 is read, offset calculated)
        r0, address label; load PC relative address (pc+8 is read, offset calculated)
ADR
```

## **Instruction Timing**

Exact instruction timing is very complex and depends in general on memory cycle times which are system dependent. The table below gives an approximate guide.

Instruction	Typical execution time on ARM7 (cycles)
Any instruction, with condition false	1
data processing (except register-valued shifts)	1 (+3 if Rd = R15)
data processing (register-valued shifts): MOV R1, R2, Isl R3	2 (+3 if Rd = R15)
LDR,LDRB, STR, STRB	4 (+3 more if Rd = R15)
LDM (n registers)	n+3 (+3 more if Rd = R15)
STM (n registers)	n+3
B, BL	4
Multiply	7-14

### **32 bit IEEE 754 Floating Point**

$$x = (-1)^s 2^{(e-127)} 1.f$$

s, e, f are all **unsigned** binary fields

f defines mantissa as number in range 1-2 e defines binary multiplier or divisor (e-127)

1.	f	
----	---	--

Speci	Special Cases for 32 bit IEEE-754					
e	f	Meaning	notes			
0	0	+/- 0	The smallest non-zero numbers are used to mean 0, otherwise there is no exact 0!			
0	≠0	denorm- alised	Special case, mantissa has value 2 <sup>-22</sup> f defines mantissa in range 2 <sup>-22</sup> - 2 Allows smaller numbers to be represented at cost of lower precision.			
255	0	+/- ∞	The largest exponent is used for special cases			
255	≠0	NaN	not a number, used for 0/0 etc			

Cond		Condition	Status Bits (Condition Codes)
0000	EQ	Equal	Z set
0001	NE	Not equal	Z clear
0010	CS/HS	Unsigned ≥ (High or Same)	C set
0011	CC/LO	Unsigned < (Low)	C clear
0100	МІ	Minus (negative)	N set
0101	PL	Plus (positive or 0)	N clear
0110	vs	Signed overflow	V set
0111	vc	No signed overflow	V clear
1000	н	Unsigned > (High)	C set and Z clear
1001	LS	Unsigned ≤ (Low or Same)	C clear or Z set
1010	GE	Signed ≥	N equals V
1011	LT	Signed <	N is not equal to V
1100	GT	Signed >	Z clear and N equals V
1101	LE	Signed ≤	Z set or N not equal to V
1110	AL	Always	any
1111	NV	Never (do not use)	none

#### **Shadow registers**

- FIQ mode: R8 R14 shadowed
- IRQ, SVC, abort, UND modes: R13 R14 shadowed
- Return from interrupt: set status bits to restore CPSR from corresponding SPSR, so use SUBS to set PC equal to stored return address with offset & restore CPSR.
- R13 is SP BL, SWI R14 = Return address IRQ,FIQ,UND R14 = Return address + 4

Abort

R14 = Return address + 8

Exception	Mo de	Vector address
Reset	SVC	0x00000000
Undefined instruction	UND	0x00000004
Software interrupt (SWI)	SVC	0x00000008
Prefetch abort (instruction fetch memory fault)	Abort	0x0000000C
Data abort (data access memory fault)	Abort	0x00000010
IRQ (normal interrupt)	IRQ	0x00000018
FIQ (fast interrupt)	FIQ	0x0000001C

## **Machine Instruction Overview (1)**

Data processing (ADD, SUB, CMP, MOV) cond 0 0 0 Op Rd Shift Rm Rd := Rn Op Rm\* 1 Rd := Rn Op S ALU operation Rm\* = Rm with optional shift multiply instructions are special case Data transfer (to or from memory LDR,STR) cond 0 1 0 Trans Rn  $Rd \leftrightarrow mem[Rn+/-S]$ 1 Shift Rm Rd ↔ mem[Rn+/-Rm\*] Byte/word, load/store, etc Multiple register transfer Transfer registers cond 1 0 0 Type Rn Register list to/from stack

# Overview (2)

Branch B, BL, BNE, BMI	PC := PC+8+4*S			
cond 1 0 1 L S	S is sign extended NB +8 because of			
0 L = 0 => Branch, B	pipelining.			
1 L = 1 => Branch and link (R14 := PC+4), BL	• • • •			
	-			
cond 1 1 0 0				
cond 1 1 0 1	coprocessor interface			
cond 1 1 1 0				
	-			
Software Interrupt (SWI)	Simulate hardware			
cond   1   1   1   1   S	interrupt: S is			
	passed to handler in swi mode			

## **ASCII** code

b <sub>7</sub>				-		0	0	0	0	1 0	1	1	1
b <sub>6</sub> —						0	0 1	1 0	1 1	0	0 1	1 0	1 1
Bits	b₄ ↓	b₃ ↓	$_{\downarrow}^{b_{2}}$	$_{\downarrow}^{b_{1}}$	Column → Row↓	0	1	2	3	4	5	6	7
	0	0	0	0	0	NUL	DLE	SP	0	@	Р	•	р
	0	0	0	1	1	SOH	DC1	Į.	1	Α	Q	a	q
	0	0	1	0	2	STX	DC2	"	2	В	R	b	r
	0	0	1	1	3	ETX	DC3	#	3	С	S	С	S
	0	1	0	0	4	EOT	DC4	\$	4	D	Т	d	t
	0	1	0	1	5	ENQ	NAK	%	5	Е	U	e	u
	0	1	1	0	6	ACK	SYN	&	6	F	V	f	V
	0	1	1	1	7	BEL	ETB	•	7	G	W	g	W
	1	0	0	0	8	BS	CAN	(	8	Н	X	h	X
	1	0	0	1	9	HT	EM	)	9	- 1	Υ	į	У
	1	0	1	0	10	LF	SUB	*	:	J	Z	j	Z
	1	0	1	1	11	VT	ESC	+	. ,	K	[	k	{
	1	1	0	0	12	FF	FC	,	<	L	\	- 1	
	1	1	0	1	13	CR	GS	-	=	M	]	m	}
	1	1	1	0	14	SO	RS		>	N	٨	n	~
	1	1	1	1	15	SI	US	/	?	0	_	0	DEL

## **ARM UAL Assembler Reference**

<label></label>		<directive></directive>	<pre><operands> &lt;; comment&gt; all fields are optional</operands></pre>		
<label></label>		<op-code></op-code>	<pre><operands> &lt;; comment&gt; all fields are optional</operands></pre>		
ļ	DCD	c1, c2, c3,	; load memory with consecutive 32 bit words		
-	DCD		1		
į	DCB	b1, b2, 's'	; load memory with consecutive bytes		
SYM	EQU	TABLE + 4	; set label SYM equal to constant expression		
FILL 12; Fill memory with number of bytes which must be multiple of					
	END		; end of code section		
	FILL 1		ith number of bytes which must be multiple of 4		

constant	notes
1234	Decimal
0x10fc	Hex
0b101110	binary
's'	Single character
"cat"	Sequence of characters: LSB first (not implemented in VisUAL)
LABEL	Symbols are numeric constants, usually addresses

Symbols are case sensitive: Loop and LOOP are different Mnemonics, directives, shifts, and register names are case insensitive but must be all upper or lower case