

EEC 281 - Homework/Project #1

Work individually, but I strongly recommend working with someone in the class nearby so you can help each other when you get stuck, with consideration of the [Course Collaboration Policy](#). Send an email to me if something is not clear and I will update the assignment using **green font**.

- **Submit:** (1) all code you wrote (not generated or provided files) including verilog hardware, verilog testing, matlab, etc. (2) other requested items such as diagrams etc.
 - i. Upload a single pdf to <https://canvas.ucdavis.edu/>.
 - ii. Place all of your answers and code into a single pdf file with all problems and material *in order* (i.e., problem 1, problem 2,...).
 - iii. Add titles to pages and file names so it is clear to which problem they belong. For example, Problem 1, prob1.v, prob1.vt,...
- **Diagrams.** If a problem requires a diagram, include details such as datapath, memory, control, I/O, pipeline stages, word widths in bits, etc. There must be enough detail so that the exact *functional* operation of the block can be determined by someone with a reasonable knowledge of what simple blocks do. A satisfactory diagram may require an extra-large sheet.
- **Verilog.** If a problem requires a verilog design, turn in copies of both hardware and test verilog code.
 - *** Where three '*'s appear in the description, perform the required test(s) and turn in a printout of either:
 1. a table printed by your verilog testbench module listing all inputs and corresponding outputs,
 2. a simvision waveform plot which shows (labeled and highlighted) corresponding inputs and outputs, or
 3. verilog test code which compares a) your hardware circuit and b) a simple [Golden Reference](#) circuit (using high-level functions such as "+"). Include two copy & paste sections of text from your simulation's output (one section showing a large number of passes, and one small section showing where you purposely make a *very small* change to either your designed hardware circuit or your reference circuit to force the comparison to fail). It should look something like this:

```
input=0101, out_hw=11110000, out_ref=11110000, ok
input=0111, out_hw=11110001, out_ref=11110001, ok
...

input=0101, out_hw=11110000, out_ref=11110001, Error!
...
```
- For 1 and 3, the output must be copied & pasted directly from the simulator's output without any modifications.
- In all cases, **Show how you verified** the correctness of your simulation's outputs.
- Keep "hardware" modules separate from testing code. Instantiate a copy of your processing module(s) in your testing module (the highest level module) and drive the inputs and check the outputs from there.
- Your verilog must implement *hardware* and be cleanly synthesizable, and follow guidelines in the verilog handouts. For example, having a `for` loop in your "hardware" verilog will result in an automatic **80%** reduction in points since the verilog is therefore not implementing hardware.
- **Synthesis.** If a problem requires synthesis, turn in copies of the following. Print in a way that results are easy to understand. Delete sections of many repeated lines with a few copies of the line plus the comment: `<many lines removed>` .
 1. `dc-<filename>.tcl` (or equivalent)
 2. `*.area` file
 3. `*.logs` file (not `command.log`) Edit and reduce "Beginning Delay Optimization Phase" and "Beginning Area-Recovery Phase" sections.
 4. `*.tim` file; first (longest) path only

The `"always @(*)"` verilog construct may be used.

Run all compiles with "medium" effort. Do not modify the synthesis script except for functional purposes (e.g., to specify source file names).

- **Functionality.** For each design problem, clearly state: 1) whether the design is fully functional, and 2) the failing sections if any exist.
- **Point deductions/additions.** $TotalProbPts$ is the sum of all points possible.
 - [Up to $TotalProbPts \times 50\%$] point reduction for not plainly certifying/showing that your circuit is **functionally correct**. This sounds drastic but you should have checked the correctness of your circuits' outputs anyway, it is impractical for the grader to check every result of every submission by eye, and thus an un-certified design will be treated like a marginally-functional design after a cursory glance at the hardware. In the worst case if there is no indication a design works at all, zero points will be given.

Following is an example of a fine way to certify correctness, if the "Y/N" is written either a) by hand individually for each test or b) automatically with a golden reference checker; but not printed automatically without individual checking.


inA	inB	outExp	outMantissa	I Certify Correct
10101100	00110101	110010	01100110100101	Y
00000101	10110101	101010	01010101010101	Y
01010100	11101010	010100	11010101100101	no // this indicates I recognize there is an error here

- [Up to $TotalProbPts \times 10\%$] point reduction if parts of different problems are mixed up together (please don't do it; it makes grading much more difficult than you probably realize)
- [Up to $TotalProbPts \times 10\%$] extra credit will be given for especially thorough, well-documented, or insightful solutions.
- **Clarity.** For full credit, your submission must be easily understandable and well commented. Print code and CAD reports using a mono-spaced font (e.g., *Courier*) and a small size such as 9 point.

Total: 155 points

Before getting started, go through the verilog notes located under Course Readings on the course home page.


- [35 pts] Design and write the verilog for a block that adds three 4-bit numbers into a 2's complement output that is sufficiently large to represent all inputs but with no extra bits. Use one stage of 3:2 carry-save adders and one carry-propagate adder (CPA) using a "+" in verilog. The three inputs are as follows:
 - a is in unsigned 2.2 format
 - b is in sign-magnitude format where the magnitude portion is in 2.1 format
 - c is in 2's complement 3.1 format
 - [2 pts] How many bits does the output have and where is its decimal point?
 - [4 pts] Show the adder's dot diagram.
 - [3 pts] What is the output's minimum attainable negative value (nearest $-\infty$)?
 - [3 pts] What is the output's minimum attainable positive (non-zero) value?
 - [3 pts] What is the output's maximum attainable positive value?
 - [20 pts] Test the circuit over at least 15 input values (including extreme cases). Turn in ***, opt. 1



- [35 pts] Design and write the verilog for a block that performs floating point to fixed point number conversion. The floating point input is always normalized and has a 4-bit 2's complement mantissa in "3.1" format and a 3-bit 2's complement integer exponent. The fixed point output has enough bits to fully represent the converted floating point number, but no more.
 - [6 pts] How many bits does the fixed-point output have and where is its decimal point?
 - [3 pts] What is the output's minimum attainable negative value (nearest $-\infty$)?
 - [3 pts] What is the output's minimum attainable positive (non-zero) value?

d) [3 pts] What is the output's maximum attainable positive value?

e) [20 pts] Test the circuit over at least 15 input values (including extreme cases). Turn in ***, opt. 1



3. [35 pts] Design and write the verilog for a block that performs fixed-point to floating-point number conversion. The input fixed-point number has 7 bits and is in "5.2" 2's complement notation. The floating point output has a 4-bit "3.1" 2's complement mantissa and a 2's complement integer exponent.

Normalize the output mantissa—the output must never be denormalized. Also keep the maximum possible number of bits from the input in the output mantissa. Note that for some input values, the output will not be able to represent all bits in the input and it will be necessary to reduce the number of bits (through rounding or truncation)—use truncation.


a) [6 pts] How many bits are required for the exponent?

b) [3 pts] What is the output's minimum attainable negative value (nearest $-\infty$)?

c) [3 pts] What is the output's minimum attainable positive (non-zero) value?


d) [3 pts] What is the output's maximum attainable positive value?

e) [20 pts] Test the circuit over at least 15 input values (including all extreme cases). Turn in ***, opt. 1



4. [15 pts] As mentioned in class, there are a number of ways to design a 4:2 adder.

a) Using the diagram for the 4:2 given below and the truth table below, fill out the truth table with the values that **must** be a certain value (0 or 1) for the circuit to operate correctly. Leave others blank. A few of these required values have been filled in.



inputs					outputs		
					c	c	c
a	b	c	d	i	o	l	s
0	0	0	0	0	0	0	0
0	0	0	0	1	0	0	1
0	0	0	1	0			1
0	0	0	1	1			0
0	0	1	0	0			1
0	0	1	0	1			
0	0	1	1	0			
0	0	1	1	1			
0	1	0	0	0			
0	1	0	0	1			
0	1	0	1	0			
0	1	0	1	1			
0	1	1	0	0			
0	1	1	0	1			
0	1	1	1	0			
0	1	1	1	1			
1	0	0	0	0			
1	0	0	0	1			
1	0	0	1	0			
1	0	0	1	1			
1	0	1	0	0			
1	0	1	0	1			
1	0	1	1	0			
1	0	1	1	1			

```

1 1 0 0 0 |
1 1 0 0 1 |
1 1 0 1 0 |
1 1 0 1 1 |
1 1 1 0 0 |
1 1 1 0 1 |
1 1 1 1 0 |
1 1 1 1 1 | 1 1 1

```

5. [10 pts] Write verilog for a Full Adder (3:2) module using simple Boolean equations. Write verilog for a 4:2 adder module using two full adder module instantiations keeping in mind the non-rippling requirement for 4:2 adders. Simulate the 4:2 adder over all 32 possible inputs. Turn in *** option 1.

6. [25 pts] Six-input adder

a) [10 pts] Draw a dot diagram and write the verilog for a fast adder with six 4-bit signed 2's complement integer inputs and a 6-bit 2's complement integer output. The six-bit output is not wide enough to represent all possible values of the inputs, but it is sufficient for the test cases listed below. Compresses the inputs in carry-save form using your 4:2 and 3:2 adder modules, and add the final "carry" and "save" words using a "+" operator in verilog.

b) [15 pts] Write a testbench module which instantiates the six-input adder module and test the circuit over the input values shown: Turn in ***

```

= 0 + 0 + 0 + 0 + 0 + 0
= 1 + 0 + 0 + 0 + 0 + 0
= 0 + 1 + 0 + 0 + 0 + 0
= 0 + 0 + 1 + 0 + 0 + 0
= 0 + 0 + 0 + 1 + 0 + 0
= 0 + 0 + 0 + 0 + 1 + 0
= 0 + 0 + 0 + 0 + 0 + 1
= -1 + 0 + 0 + 0 + 0 + 0
= 0 + -1 + 0 + 0 + 0 + 0
= 0 + 0 + -1 + 0 + 0 + 0
= 0 + 0 + 0 + -1 + 0 + 0
= 0 + 0 + 0 + 0 + -1 + 0
= 0 + 0 + 0 + 0 + 0 + -1
= 7 + 0 + 0 + 0 + 0 + 0
= 0 + 7 + 0 + 0 + 0 + 0
= 0 + 0 + 7 + 0 + 0 + 0
= 0 + 0 + 0 + 7 + 0 + 0
= 0 + 0 + 0 + 0 + 7 + 0
= 0 + 0 + 0 + 0 + 0 + 7
= -8 + 0 + 0 + 0 + 0 + 0
= 0 + -8 + 0 + 0 + 0 + 0
= 0 + 0 + -8 + 0 + 0 + 0
= 0 + 0 + 0 + -8 + 0 + 0
= 0 + 0 + 0 + 0 + -8 + 0
= 1 + 1 + 1 + 1 + 1 + 1
= -1 + -1 + -1 + -1 + -1 + -1
= 1 + 2 + 3 + 4 + 5 + 6
= 7 + 4 + 5 + 5 + 5 + 5
= -7 + -5 + -5 + -5 + -5 + -5

```