

Data sheet acquired from Harris Semiconductor SCHS150C

September 1997 - Revised October 2003

CD54HC151, CD74HC151, CD54HCT151, CD74HCT151

High-Speed CMOS Logic 8-Input Multiplexer

Features

- · Complementary Data Outputs
- · Buffered Inputs and Outputs
- · Fanout (Over Temperature Range)
- Wide Operating Temperature Range . . . -55°C to 125°C
- · Balanced Propagation Delay and Transition Times
- Significant Power Reduction Compared to LSTTL Logic ICs
- · Alternate Source is Philips/Signetics
- HC Types
 - 2V to 6V Operation
 - High Noise Immunity: N_{IL} = 30%, N_{IH} = 30% of V_{CC} at V_{CC} = 5V
- HCT Types
 - 4.5V to 5.5V Operation
 - Direct LSTTL Input Logic Compatibility,
 V_{IL}= 0.8V (Max), V_{IH} = 2V (Min)
 - CMOS Input Compatibility, $I_I \le 1\mu A$ at V_{OL} , V_{OH}

Description

The 'HC151 and 'HCT151 are single 8-channel digital multiplexers having three binary control inputs, S0, S1 and S2 and an active low enable (\overline{E}) input. The three binary signals select 1 of 8 channels. Outputs are both inverting (\overline{Y}) and non-inverting (Y).


Ordering Information

PART NUMBER	TEMP. RANGE (°C)	PACKAGE
CD54HC151F3A	-55 to 125	16 Ld CERDIP
CD54HCT151F3A	-55 to 125	16 Ld CERDIP
CD74HC151E	-55 to 125	16 Ld PDIP
CD74HC151M	-55 to 125	16 Ld SOIC
CD74HC151MT	-55 to 125	16 Ld SOIC
CD74HC151M96	-55 to 125	16 Ld SOIC
CD74HCT151E	-55 to 125	16 Ld PDIP
CD74HCT151M	-55 to 125	16 Ld SOIC
CD74HCT151MT	-55 to 125	16 Ld SOIC
CD74HCT151M96	-55 to 125	16 Ld SOIC


NOTE: When ordering, use the entire part number. The suffix 96 denotes tape and reel. The suffix T denotes a small-quantity reel of 250.

Pinout

CD54HC151, CD54HCT151 (CERDIP) CD74HC151, CD74HCT151 (PDIP, SOIC) TOP VIEW



Functional Diagram



TRUTH TABLE

SEL	ECT INP	UTS				DATA I	NPUTS				ENABLE	OUT	ГРИТ
S2	S1	S0	10	Ī1	I2	13	14	15	16	17	Ē	¥	Υ
Х	Х	Х	Х	Х	Х	Х	Х	Х	Х	Х	Н	Н	L
L	L	L	L	Х	Х	Х	Х	Х	Х	Х	L	Н	L
L	L	L	Н	Х	Х	Х	Х	Х	Х	х	L	L	Н
L	L	Н	Х	L	Х	Х	Х	Х	Х	Х	L	Н	L
L	L	Н	Х	Н	Х	Х	Х	Х	Х	Х	L	L	Н
L	н	L	Х	Х	L	Х	Х	Х	Х	Х	L	Н	L
L	Н	L	х	Х	Н	Х	Х	Х	Х	Х	L	L	Н
L	Н	Н	Х	Х	Х	L	Х	Х	Х	Х	L	Н	L
L	Н	Н	Х	Х	Х	Н	Х	Х	Х	Х	L	L	Н
Н	L	L	Х	Х	Х	Х	L	Х	Х	Х	L	Н	L
Н	L	L	Х	Х	Х	Х	Н	Х	Х	Х	L	L	Н
Н	L	Н	Х	Х	Х	Х	Х	L	Х	Х	L	Н	L
Н	L	Н	Х	Х	Х	Х	Х	Н	Х	Х	L	L	Н
Н	Н	L	Х	Х	Х	Х	Х	Х	L	Х	L	Н	L
Н	Н	L	х	Х	Х	Х	Х	Х	Н	х	L	L	Н
Н	Н	Н	Х	х	х	Х	Х	Х	X	L	L	Н	L
Н	Н	Н	Х	х	х	Х	х	х	Х	Н	L	L	Н

Absolute Maximum Ratings	Thermal Information
DC Supply Voltage, V_{CC} 0.5V to 7V DC Input Diode Current, I_{IK} For $V_I < -0.5$ V or $V_I > V_{CC} + 0.5$ V ± 20 mA DC Output Diode Current, I_{OK} For $V_O < -0.5$ V or $V_O > V_{CC} + 0.5$ V ± 20 mA DC Output Source or Sink Current per Output Pin, I_O For $V_O > -0.5$ V or $V_O < V_{CC} + 0.5$ V ± 25 mA DC V_{CC} or Ground Current, I_{CC} or I_{GND} ± 25 mA	Thermal Resistance (Typical, Note 1) θ _{JA} (°C/W) E (PDIP) Package
Operating Conditions	
Temperature Range (T _A)55°C to 125°C Supply Voltage Range, V _{CC} HC Types2V to 6V HCT Types4.5V to 5.5V DC Input or Output Voltage, V _I , V _O 0V to V _{CC} Input Rise and Fall Time 2V1000ns (Max) 4.5V500ns (Max) 6V400ns (Max)	

CAUTION: Stresses above those listed in "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress only rating and operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied.

NOTE

1. The package thermal impedance is calculated in accordance with JESD 51-7.

DC Electrical Specifications

		CONDI	5000 Kanasasasas	v _{cc}		25°C		-40°C T	0 85°C	-55°C TO 125°C		
PARAMETER	SYMBOL	V _I (V)	I _O (mA)	(V)	MIN	TYP	MAX	MIN	MAX	MIN	MAX	UNITS
HC TYPES	4300					30	10 10		201	50		7
High Level Input	V _{IH}	-	2 7 2	2	1.5	-	=	1.5		1.5	*	٧
Voltage				4.5	3.15	-	- 2	3.15	-	3.15	· ·	V
				6	4.2	-	-	4.2	: - :	4.2	-	٧
Low Level Input	V _{IL}		1070	2	- 8	-	0.5	-	0.5	1.50	0.5	V
Voltage				4.5	¥	-	1.35	-	1.35	-	1.35	٧
	11 3			6	-	-	1.8	-	1.8	17.	1.8	٧
High Level Output	V _{OH}	V _{IH} or V _{IL}	-0.02	2	1.9	-	20	1.9	-	1.9	2	٧
Voltage CMOS Loads			-0.02	4.5	4.4	. 353	18	4.4	-	4.4		V
			-0.02	6	5.9	-	- 2	5.9	-	5.9	- 5	٧
High Level Output	1		35-3	8.78	=	(5.1	₹0	353	13 5 3	-	×	٧
Voltage TTL Loads			-4	4.5	3.98	-	-	3.84	-	3.7		٧
112 20000			-5.2	6	5.48	38.0	-8	5.34	8 = 3	5.2	-	٧
Low Level Output	V _{OL}	V _{IH} or V _{IL}	0.02	2	- 6	-	0.1	-	0.1	-	0.1	٧
Voltage CMOS Loads			0.02	4.5	*	1990	0.1	2.00	0.1	3180	0.1	٧
OMOO LOGGO			0.02	6	- 5	-	0.1	-	0.1	1750	0.1	V
Low Level Output			0=0	9 = 8	¥	-	-	-	::	0.40	-	٧
Voltage TTL Loads			4	4.5	Ħ	- 120	0.26	-	0.33	17.	0.4	٧
TTE Education			5.2	6	-	141	0.26	-	0.33	-	0.4	V
Input Leakage Current	11	V _{CC} or GND	12.71	6	=	-	±0.1	250	±1	(80)	±1	μА
Quiescent Device Current	Icc	V _{CC} or GND	0	6	-	(=)	8	. -	80	10=1	160	μА

DC Electrical Specifications (Continued)

		TES CONDI	5000000	v _{cc}		25°C		-40°C 1	O 85°C	-55°C T	O 125°C	
PARAMETER	SYMBOL	V _I (V)	I _O (mA)	(8)	MIN	TYP	MAX	MIN	MAX	MIN	MAX	UNITS
HCT TYPES				7						3,7		
High Level Input Voltage	V _{IH}	=	9 2 3	4.5 to 5.5	2	-	=	2		2	-	V
Low Level Input Voltage	V _{IL}	ē	12	4.5 to 5.5	25	127	0.8	-	0.8	52	0.8	V
High Level Output Voltage CMOS Loads	V _{OH}	V _{IH} or V _{IL}	-0.02	4.5	4.4	-	-	4.4	-	4.4	9	V
High Level Output Voltage TTL Loads			-4	4.5	3.98	-	-	3.84		3.7	*	V
Low Level Output Voltage CMOS Loads	V _{OL}	V _{IH} or V _{IL}	0.02	4.5	-	-	0.1	-	0.1	-	0.1	V
Low Level Output Voltage TTL Loads			4	4.5	÷	*	0.26	3.00	0.33	080	0.4	V
Input Leakage Current	Iį	V _{CC} and GND	0	5.5	70		±0.1	953	±1	31 5 3	±1	μА
Quiescent Device Current	lcc	V _{CC} or GND	0	5.5	5	3 7 3	8	0 . 0	80	(175)	160	μА
Additional Quiescent Device Current Per Input Pin: 1 Unit Load	ΔI _{CC} (Note 2)	V _{CC} -2.1	250	4.5 to 5.5	5	100	360	-	450	17	490	μА

NOTE:

2. For dual-supply systems theoretical worst case ($V_I = 2.4V$, $V_{CC} = 5.5V$) specification is 1.8mA.

HCT Input Loading Table

INPUT	UNIT LOADS
Select	1.5
Data	0.45
Enable	0.3

NOTE: Unit Load is Δl_{CC} limit specified in DC Electrical Table, e.g., 360 μ A max at 25°C.

Switching Specifications Input t_r , $t_f = 6ns$

		TEST	V _{CC} (V)	25°C		-40°C TO 85°C		-55°C TO 125°C			
PARAMETER	SYMBOL	CONDITIONS		MIN	TYP	MAX	MIN	MAX	MIN	MAX	UNITS
HC TYPES											
Propagation Delay (Figure 1)	t _{PLH} , t _{PHL}	C _L = 50pF	2	170	- 5	170	170	215	7.	255	ns
Any Data Input to Y	377.00		4.5	-	-	34	100	43	7.	51	ns
		C _L =15pF	5	-	14	-	-		=	-	ns
		C _L = 50pF	6	(.+)	-	29	(+)	37	H	43	ns

Switching Specifications Input t_{f} , t_{f} = 6ns (Continued)

		TEST			25°C			с то °С		C TO 5°C	
PARAMETER	SYMBOL	CONDITIONS	V _{CC} (V)	MIN	TYP	MAX	MIN	MAX	MIN	MAX 280 56 - 48 280 56 - 48 310 62 - 36 220 44 - 38 110 22 19 10 - 57 - 54 - 62 -	UNIT
Any Data Input to	t _{PLH} , t _{PHL}	C _L = 50pF	2		2	185	120	230	2	280	ns
			4.5		-	37	120	46	2	56	ns
		C _L =15pF	5	-	15	-	-	-	-		ns
		C _L = 50pF	6	-	8	31	(4)	39	E	48	ns
Any Select to Y	t _{PLH} , t _{PHL}	C _L = 50pF	2		-	185	-	230	-	280	ns
			4.5	*	-	37		46	=	56	ns
		C _L =15pF	5	*	15		1,700	35	5	-	ns
		C _L = 50pF	6	(, - 0)		31	-	39	н	48	ns
Any Select to Y	t _{PLH} , t _{PHL}	C _L = 50pF	2			205	-	255	-	310	ns
			4.5	-	2	41	120	51	2	62	ns
		C _L =15pF	5	-	17	u	12	-	20	2	ns
		C _L = 50pF	6	-	-	35	-	43	-	53	ns
Enable to Y	t _{PLH} , t _{PHL}	C _L = 50pF	2	-	-	140	170	175	-	210	ns
		702 Q	4.5	-	-	28	.=:	35	-	42	ns
		C _L =15pF	5	-	11		100	373	=	-	ns
	C _L = 50pF 6 24 - 30	×	36	ns							
Enable to \overline{Y}	tpLH, tpHL	C _L = 50pF	2		-	145	-	180	×	220	ns
			4.5	-	-	29	(+)	36	÷.	44	ns
		C _L =15pF	5	-	12	ш	120	(4)	2	-	ns
		C _L = 50pF	6		-	25	(2)	31	21	38	ns
Output Transition Time	t _{TLH} , t _{THL}	C _L = 50pF	2	-	-	75	(4)	95	-	110	ns
(Figure 1)			4.5		5	15	170	19	-	22	ns
			6	-	-	13	-	16	7.	19	ns
Input Capacitance	C _{IN}	65	1,53	100	-0	10		10	-	10	pF
Power Dissipation Capacitance (Notes 3, 4)	C _{PD}	я	5	5 + (59	-	-	SH3	-	-	pF
HCT TYPES											
Propagation Delay (Figure 2)	t _{PLH} , t _{PHL}	720 (2400.00E)	20120					94920			
Any Data Input to Y		C _L = 50pF	4.5	-	+	38	-	48	-	1772000	ns
** <u>***********************************</u>		C _L =15pF	5	-	16	-	-		-	200.00	ns
Any Data Input to \overline{Y}	tPLH, tPHL	C _L = 50pF	4.5	-	-	36		45	2	100 Marcel	ns
·		C _L =15pF	5	-	15	-	-	-	-		ns
Any Select to Y	tPLH, tPHL	C _L = 50pF	4.5	•		41	-	51	- 8	62	ns
1		C _L =15pF	5	:T0	17	5	176	10.70	7.	100	ns
Any Select to Y	t _{PLH} , t _{PHL}	C _L = 50pF	4.5	-	E.	43	-	54	7.	65	ns
2		C _L =15pF	5		18	17.	153	28 - 37	5	-	ns
Enable to Y	^t PLH, ^t PHL	C _L = 50pF	4.5		-	29	(+)	36	×	44	ns
		C _L =15pF	5	-	12	-	-	0-0	φ.	i.e	ns


Switching Specifications Input t_r, t_f = 6ns (Continued)

		TEST	V _{CC} (V)		25°C		-40°C TO 85°C		-55°C TO 125°C		
PARAMETER	SYMBOL	CONDITIONS		MIN	TYP	MAX	MIN	МАХ	MIN	MAX	UNITS
Enable to \overline{Y}	C _L = 50pF	C _L = 50pF	4.5	-	2	36	120	46	28	54	ns
	C _L =15pF	C _L =15pF	5	15	-	9	120	828	21	-	ns
Output Transition Time	t _{TLH} , t _{THL}	C _L = 50pF	4.5	-	-	15	-	19	-	22	ns
Input Capacitance	C _{IN}		-	-	-	10	-	10	-	10	pF
Power Dissipation Capacitance (Notes 3, 4)	C _{PD}	170	5		58	-	(28)		75.5 75.5		pF

NOTES:

- 3. $C_{\mbox{\scriptsize PD}}$ is used to determine the dynamic power consumption, per gate.
- 4. $P_D = V_{CC}^2 f_i (C_{PD} + C_L)$ where f_i = input frequency, C_L = output load capacitance, V_{CC} = supply voltage.

Test Circuit and Waveform





PACKAGE OPTION ADDENDUM

9-Oct-2007

PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan ⁽²⁾	Lead/Ball Finish	MSL Peak Temp (
5962-9065201MEA	ACTIVE	CDIP	J	16	1	TBD	A42 SNPB	N / A for Pkg Type
CD54HC151F3A	ACTIVE	CDIP	J	16	1	TBD	A42 SNPB	N / A for Pkg Type
CD54HCT151F3A	ACTIVE	CDIP	J	16	1	TBD	A42 SNPB	N / A for Pkg Type
CD74HC151E	ACTIVE	PDIP	N	16	25	Pb-Free (RoHS)	CU NIPDAU	N / A for Pkg Type
CD74HC151EE4	ACTIVE	PDIP	N	16	25	Pb-Free (RoHS)	CU NIPDAU	N / A for Pkg Type
CD74HC151M	ACTIVE	SOIC	D	16	40	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIN
CD74HC151M96	ACTIVE	SOIC	D	16	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIN
CD74HC151M96E4	ACTIVE	SOIC	D	16	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIN
CD74HC151M96G4	ACTIVE	SOIC	D	16	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLI
CD74HC151ME4	ACTIVE	SOIC	D	16	40	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLI
CD74HC151MG4	ACTIVE	SOIC	D	16	40	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLI
CD74HC151MT	ACTIVE	SOIC	D	16	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLII
CD74HC151MTE4	ACTIVE	SOIC	D	16	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLII
CD74HC151MTG4	ACTIVE	SOIC	D	16	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLII
CD74HCT151E	ACTIVE	PDIP	N	16	25	Pb-Free (RoHS)	CU NIPDAU	N / A for Pkg Type
CD74HCT151EE4	ACTIVE	PDIP	N	16	25	Pb-Free (RoHS)	CU NIPDAU	N / A for Pkg Type
CD74HCT151M	ACTIVE	SOIC	D	16	40	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLI
CD74HCT151M96	ACTIVE	SOIC	D	16	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLI
CD74HCT151M96E4	ACTIVE	SOIC	D	16	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLI
CD74HCT151M96G4	ACTIVE	SOIC	D	16	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLI
CD74HCT151ME4	ACTIVE	SOIC	D	16	40	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLI
CD74HCT151MG4	ACTIVE	SOIC	D	16	40	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLII
CD74HCT151MT	ACTIVE	SOIC	D	16	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLI
CD74HCT151MTE4	ACTIVE	SOIC	D	16	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLI
CD74HCT151MTG4	ACTIVE	SOIC	D	16	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLI

⁽¹⁾ The marketing status values are defined as follows:



PACKAGE OPTION ADDENDUM

9-Oct-2007

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

TBD: The Pb-Free/Green conversion plan has not been defined.

Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

Pb-Free (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

(3) MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.


In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.




PACKAGE MATERIALS INFORMATION

4-Oct-2007


TAPE AND REEL BOX INFORMATION





A0	Dimension designed to accommodate the component width
B0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



Device	Package	Pins	Site	Reel Diameter (mm)	Reel Width (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
CD74HC151M96	D	16	SITE 27	330	16	6.5	10.3	2.1	8	16	Q1
CD74HCT151M96	D	16	SITE 27	330	16	6.5	10.3	2.1	8	16	Q1



PACKAGE MATERIALS INFORMATION

4-Oct-2007




Device	Package	Pins	Site	Length (mm)	Width (mm)	Height (mm)
CD74HC151M96	D	16	SITE 27	342.9	336.6	28.58
CD74HCT151M96	D	16	SITE 27	342.9	336.6	28.58

J (R-GDIP-T**)

CERAMIC DUAL IN-LINE PACKAGE

14 LEADS SHOWN



NOTES:


- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- C. This package is hermetically sealed with a ceramic lid using glass frit.
- D. Index point is provided on cap for terminal identification only on press ceramic glass frit seal only.
- E. Falls within MIL STD 1835 GDIP1-T14, GDIP1-T16, GDIP1-T18 and GDIP1-T20.

MECHANICAL DATA

N (R-PDIP-T**)

PLASTIC DUAL-IN-LINE PACKAGE

16 PINS SHOWN




NOTES:

- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- Falls within JEDEC MS-001, except 18 and 20 pin minimum body length (Dim A).
- The 20 pin end lead shoulder width is a vendor option, either half or full width.

D (R-PDSO-G16)

PLASTIC SMALL-OUTLINE PACKAGE



NOTES:

- All linear dimensions are in inches (millimeters).
- This drawing is subject to change without notice.
- 🖄 Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed .006 (0,15) per end.
- Body width does not include interlead flash. Interlead flash shall not exceed .017 (0,43) per side. E. Reference JEDEC MS-012 variation AC.



IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

TI products are not authorized for use in safety-critical applications (such as life support) where a failure of the TI product would reasonably be expected to cause severe personal injury or death, unless officers of the parties have executed an agreement specifically governing such use. Buyers represent that they have all necessary expertise in the safety and regulatory ramifications of their applications, and acknowledge and agree that they are solely responsible for all legal, regulatory and safety-related requirements concerning their products and any use of TI products in such safety-critical applications, notwithstanding any applications-related information or support that may be provided by TI. Further, Buyers must fully indemnify TI and its representatives against any damages arising out of the use of TI products in such safety-critical applications.

TI products are neither designed nor intended for use in military/aerospace applications or environments unless the TI products are specifically designated by TI as military-grade or "enhanced plastic." Only products designated by TI as military-grade meet military specifications. Buyers acknowledge and agree that any such use of TI products which TI has not designated as military-grade is solely at the Buyer's risk, and that they are solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI products are neither designed nor intended for use in automotive applications or environments unless the specific TI products are designated by TI as compliant with ISO/TS 16949 requirements. Buyers acknowledge and agree that, if they use any non-designated products in automotive applications, TI will not be responsible for any failure to meet such requirements.

Following are URLs where you can obtain information on other Texas Instruments products and application solutions:

Products		Applications	
Amplifiers	amplifier.ti.com	Audio	www.ti.com/audio
Data Converters	dataconverter.ti.com	Automotive	www.ti.com/automotive
DSP	dsp.ti.com	Broadband	www.ti.com/broadband
Interface	interface.ti.com	Digital Control	www.ti.com/digitalcontrol
Logic	logic.ti.com	Military	www.ti.com/military
Power Mgmt	power.ti.com	Optical Networking	www.ti.com/opticalnetwork
Microcontrollers	microcontroller.ti.com	Security	www.ti.com/security
RFID	www.ti-rfid.com	Telephony	www.ti.com/telephony
Low Power Wireless	www.ti.com/lpw	Video & Imaging	www.ti.com/video
		Wireless	www.ti.com/wireless

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2007, Texas Instruments Incorporated