

B10505047 電機四 邱郁喆

```

1  * 4-bit ripple adder
2
3  .lib 'cic818.1' tt
4
5  ***inverter***
6  .subckt inverter in out vdd gnd
7  NM1 out in gnd gnd N_18 l=0.18u w=0.25u
8  NM2 out in vdd vdd P_18 l=0.18u w=0.75u
9  .ends inverter
10
11 ***full adder***
12 .subckt FullAdder A B Cin S C0 vdd gnd
13 * Mxxx nd ng ns nb mname <l=val> <w=val> <n=val>
14 M1 D1 A vdd vdd P_18 l=0.18u w=0.75u m=1
15 M2 D1 B vdd vdd P_18 l=0.18u w=0.75u m=1
16 M3 D2 Cin D1 vdd P_18 l=0.18u w=0.75u m=1
17 M4 D2 Cin D3 gnd N_18 l=0.18u w=0.25u m=1
18 M5 D3 A gnd gnd N_18 l=0.18u w=0.25u m=1
19 M6 D3 B gnd gnd N_18 l=0.18u w=0.25u m=1
20 M7 D4 A vdd vdd P_18 l=0.18u w=0.75u m=1
21 M8 D2 B D4 vdd P_18 l=0.18u w=0.75u m=1
22 M9 D2 B D5 gnd N_18 l=0.18u w=0.25u m=1
23 M10 D5 A gnd gnd N_18 l=0.18u w=0.25u m=1
24 M11 D6 A vdd vdd P_18 l=0.18u w=0.75u m=1
25 M12 D6 B vdd vdd P_18 l=0.18u w=0.75u m=1
26 M13 D6 Cin vdd vdd P_18 l=0.18u w=0.75u m=1
27 M14 D7 D2 D6 vdd P_18 l=0.18u w=0.75u m=1
28 M15 D7 D2 D8 gnd N_18 l=0.18u w=0.25u m=1
29 M16 D8 A gnd gnd N_18 l=0.18u w=0.25u m=1
30 M17 D8 B gnd gnd N_18 l=0.18u w=0.25u m=1
31 M18 D8 Cin gnd gnd N_18 l=0.18u w=0.25u m=1
32 M19 D9 A vdd vdd P_18 l=0.18u w=0.75u m=1
33 M20 D10 B D9 vdd P_18 l=0.18u w=0.75u m=1
34 M21 D7 Cin D10 vdd P_18 l=0.18u w=0.75u m=1
35 M22 D7 Cin D11 gnd N_18 l=0.18u w=0.25u m=1
36 M23 D11 B D12 gnd N_18 l=0.18u w=0.25u m=1
37 M24 D12 A gnd gnd N_18 l=0.18u w=0.25u m=1
38
39 * Use inverters for C0 and S
40 Xin1 D2 C0 vdd gnd inverter
41 Xin2 D7 S vdd gnd inverter
42
43 .ends FullAdder
44
45 ****4-bit ripple adder***
46 .subckt RippleAdder A1 B1 A2 B2 A3 B3 A4 B4 Cin S1 S2 S3 S4 Cout vdd gnd
47 XFA1 A1 B1 Cin S1 C1 vdd gnd FullAdder
48 XFA2 A2 B2 C1 S2 C2 vdd gnd FullAdder
49 XFA3 A3 B3 C2 S3 C3 vdd gnd FullAdder
50 XFA4 A4 B4 C3 S4 Cout vdd gnd FullAdder
51 .ends RippleAdder
52
53 ***instantiate ripple adder***
54 XRippleAdder A1 B1 A2 B2 A3 B3 A4 B4 Cin S1 S2 S3 S4 Cout vdd gnd RippleAdder
55
56 ***independent source***
57 VDD vdd 0 DC 1.8V
58 VSS gnd 0 DC 0V
59 * Input sources for A = 0001, B = 0001, Cin = 0
60 * PULSE ( V1 V2 Tdelay Trise Tfall Pwidth Period )
61 VA1 A1 0 PULSE(0V 1.8V 100ns 1.25ns 1.25ns 97ns 200ns)
62 VA2 A2 0 DC 0V
63 VA3 A3 0 DC 0V
64 VA4 A4 0 DC 0V
65
66 VB1 B1 0 PULSE(0V 1.8V 100ns 1.25ns 1.25ns 97ns 200ns)
67 VB2 B2 0 DC 0V
68 VB3 B3 0 DC 0V
69 VB4 B4 0 DC 0V
70
71 VCin Cin 0 DC 0V
72
73 .op
74 .option post
75
76 .tran 1n 1u
77
78 .probe v(S1) v(S2) v(S3) v(S4) v(Cout)
79
80 .end

```

若 input 為 1111 + 0001，則 61-69 行：

```

61 VA1 A1 0 PULSE(0V 1.8V 100ns 1.25ns 1.25ns 97ns 200ns)
62 VA2 A2 0 PULSE(0V 1.8V 100ns 1.25ns 1.25ns 97ns 200ns)
63 VA3 A3 0 PULSE(0V 1.8V 100ns 1.25ns 1.25ns 97ns 200ns)
64 VA4 A4 0 PULSE(0V 1.8V 100ns 1.25ns 1.25ns 97ns 200ns)
65
66 VB1 B1 0 PULSE(0V 1.8V 100ns 1.25ns 1.25ns 97ns 200ns)
67 VB2 B2 0 DC 0V
68 VB3 B3 0 DC 0V
69 VB4 B4 0 DC 0V

```


若 input 為 0101 + 1010，則 61-69 行：


```

61 VA1 A1 0 DC 0V
62 VA2 A2 0 PULSE(0V 1.8V 100ns 1.25ns 1.25ns 97ns 200ns)
63 VA3 A3 0 DC 0V
64 VA4 A4 0 PULSE(0V 1.8V 100ns 1.25ns 1.25ns 97ns 200ns)
65
66 VB1 B1 0 PULSE(0V 1.8V 100ns 1.25ns 1.25ns 97ns 200ns)
67 VB2 B2 0 DC 0V
68 VB3 B3 0 PULSE(0V 1.8V 100ns 1.25ns 1.25ns 97ns 200ns)
69 VB4 B4 0 DC 0V



```


2. a) 0001 + 0001








b) 1111 + 0001





c) 0101 + 1010





3. a) Output delay is the delay from a1 to s2, which is 486ps.
b) Output delay is the delay from a1 to cout, which is 887ps.
c) Output delay is the delay from a1 to s2, which is 101ps.