

Computer-Aided VLSI System Design

Homework 5 Report

Due Tuesday, Dec. 2, 13:59

Student ID: r14943062

Student Name: 邱郁喆


APR Results

1. Fill in the blanks below.

Design Stage	Description	Value
P&R	Number of DRC violations (ex: 0) (Verify -> Verify Geometry...)	0
	Number of LVS violations (ex: 0) (Verify -> Verify Connectivity...)	0
	Die Area (μm^2)	1182449.39
	Core Area (μm^2)	859337.61
Post-layout Simulation	Clock Period for Post-layout Simulation (ex. 10ns)	5ns
Follow your design in HW3? (If not, specify student ID of the designer or 'from TA')		From TA

Questions and Discussion

1. Attach the snapshot of CCOpt Clock Tree Debugger result (5%).



2. Attach the snapshot of DRC and LVS checking after routing. (5%)

```
*** Starting Verify DRC (MEM: 2165.8) ***
VERIFY DRC ..... Starting Verification
VERIFY DRC ..... Initializing
VERIFY DRC ..... Deleting Existing Violations
VERIFY DRC ..... Creating Sub-Areas
VERIFY DRC ..... Using new threading
VERIFY DRC ..... Sub-Area: {728.960 0.000 911.200 182.240} 5 of 36 Thread : 9
VERIFY DRC ..... Sub-Area: {911.200 0.000 1087.900 182.240} 6 of 36 Thread : 9
VERIFY DRC ..... Sub-Area: {0.000 0.000 182.240 182.240} 1 of 36 Thread : 4
VERIFY DRC ..... Sub-Area: {0.000 728.960 182.240 911.200} 25 of 36 Thread : 3
VERIFY DRC ..... Sub-Area: {0.000 911.200 182.240 1086.910} 31 of 36 Thread : 8
VERIFY DRC ..... Sub-Area: {364.480 0.000 546.720 182.240} 3 of 36 Thread : 2
VERIFY DRC ..... Sub-Area: {182.240 0.000 364.480 182.240} 2 of 36 Thread : 2
VERIFY DRC ..... Sub-Area: {546.720 0.000 728.960 182.240} 4 of 36 Thread : 8
VERIFY DRC ..... Sub-Area: {728.960 728.960 911.200 911.200} 29 of 36 Thread : 0
VERIFY DRC ..... Sub-Area: {911.200 728.960 1087.900 911.200} 30 of 36 Thread : 2
VERIFY DRC ..... Sub-Area: {728.960 911.200 911.200 1086.910} 35 of 36 Thread : 2
VERIFY DRC ..... Sub-Area: {911.200 911.200 1087.900 1086.910} 36 of 36 Thread : 2
VERIFY DRC ..... Sub-Area: {0.000 364.480 182.240 546.720} 13 of 36 Thread : 5
VERIFY DRC ..... Sub-Area: {364.480 728.960 546.720 911.200} 27 of 36 Thread : 7
VERIFY DRC ..... Sub-Area: {182.240 911.200 364.480 1086.910} 32 of 36 Thread : 3
VERIFY DRC ..... Sub-Area: {0.000 182.240 182.240 364.480} 7 of 36 Thread : 5
VERIFY DRC ..... Sub-Area: {728.960 364.480 911.200 546.720} 17 of 36 Thread : 6
VERIFY DRC ..... Sub-Area: {0.000 546.720 182.240 728.960} 19 of 36 Thread : 2
VERIFY DRC ..... Sub-Area: {546.720 728.960 728.960 911.200} 28 of 36 Thread : 9
VERIFY DRC ..... Sub-Area: {364.480 364.480 546.720 546.720} 15 of 36 Thread : 1
VERIFY DRC ..... Sub-Area: {546.720 911.200 728.960 1086.910} 34 of 36 Thread : 9
VERIFY DRC ..... Sub-Area: {182.240 728.960 364.480 911.200} 26 of 36 Thread : 2
VERIFY DRC ..... Sub-Area: {911.200 546.720 1087.900 728.960} 24 of 36 Thread : 3
VERIFY DRC ..... Sub-Area: {728.960 182.240 911.200 364.480} 11 of 36 Thread : 6
VERIFY DRC ..... Sub-Area: {911.200 182.240 1087.900 364.480} 12 of 36 Thread : 4
VERIFY DRC ..... Sub-Area: {364.480 911.200 546.720 1086.910} 33 of 36 Thread : 5
VERIFY DRC ..... Sub-Area: {182.240 182.240 364.480 364.480} 8 of 36 Thread : 1
VERIFY DRC ..... Sub-Area: {911.200 364.480 1087.900 546.720} 18 of 36 Thread : 4
VERIFY DRC ..... Sub-Area: {546.720 182.240 728.960 364.480} 10 of 36 Thread : 6
VERIFY DRC ..... Sub-Area: {182.240 546.720 364.480 728.960} 20 of 36 Thread : 9
VERIFY DRC ..... Sub-Area: {546.720 546.720 728.960 728.960} 22 of 36 Thread : 0
VERIFY DRC ..... Sub-Area: {364.480 182.240 546.720 364.480} 9 of 36 Thread : 6
VERIFY DRC ..... Sub-Area: {728.960 546.720 911.200 728.960} 23 of 36 Thread : 9
VERIFY DRC ..... Sub-Area: {364.480 546.720 546.720 728.960} 21 of 36 Thread : 0
VERIFY DRC ..... Thread : 6 finished.
VERIFY DRC ..... Thread : 5 finished.
VERIFY DRC ..... Thread : 7 finished.
VERIFY DRC ..... Sub-Area: {182.240 364.480 364.480 546.720} 14 of 36 Thread : 0
VERIFY DRC ..... Thread : 0 finished.
VERIFY DRC ..... Sub-Area: {546.720 364.480 728.960 546.720} 16 of 36 Thread : 9
VERIFY DRC ..... Thread : 9 finished.

Verification Complete : 0 Viols.

*** End Verify DRC (CPU: 0:00:14.9 ELAPSED TIME: 5.00 MEM: 74.0M) ***
```

```

***** Start: VERIFY CONNECTIVITY *****
Start Time: Wed Nov 26 03:20:55 2025

Design Name: core
Database Units: 2000
Design Boundary: (0.0000, 0.0000) (1087.9000, 1086.9100)
Error Limit = 1000; Warning Limit = 50
Check all nets
Use 10 pthreads

Begin Summary
  Found no problems or warnings.
End Summary

End Time: Wed Nov 26 03:20:56 2025
Time Elapsed: 0:00:01.0

***** End: VERIFY CONNECTIVITY *****
Verification Complete : 0 Viols. 0 Wrngs.
(CPU Time: 0:00:04.7 MEM: 0.000M)

```

3. Attach the snapshot of the timing report for **setup time and hold time** with no timing violation (post-route). (5%)

```

Setup views included:
  av_func_mode_max

```

Setup mode	all	reg2reg	in2reg	reg2out	in2out	default
WNS (ns):	0.085	0.524	0.799	0.085	N/A	0.000
TNS (ns):	0.000	0.000	0.000	0.000	N/A	0.000
Violating Paths:	0	0	0	0	N/A	0
All Paths:	7690	3841	3763	86	N/A	0

DRVs	Real		Total
	Nr nets(terms)	Worst Vio	Nr nets(terms)
max_cap	0 (0)	0.000	0 (0)
max_tran	0 (0)	0.000	0 (0)
max_fanout	0 (0)	0	0 (0)
max_length	0 (0)	0	0 (0)

```

Density: 61.239%
Total number of glitch violations: 0

```



```

Hold views included:
  av_func_mode_max

```

Hold mode	all	reg2reg	in2reg	reg2out	in2out	default
WNS (ns):	0.950	0.950	1.723	2.983	N/A	0.000
TNS (ns):	0.000	0.000	0.000	0.000	N/A	0.000
Violating Paths:	0	0	0	0	N/A	0
All Paths:	7690	3841	3763	86	N/A	0

```

Density: 61.239%

```

4. Show the critical path after post-route optimization. What is the path type? (10%)
(The slack of the critical path should match the smallest slack in the timing report)

```

Path 1: MET Late External Delay Assertion
Endpoint:  o_in_ready      (^) checked with  leading edge of 'i_clk'
Beginpoint: U2/state_r_reg_0/Q (v) triggered by  leading edge of 'i_clk'
Path Groups: {reg2out}
Analysis View: av_func_mode_max
Other End Arrival Time      0.000
- External Delay            1.750
+ Phase Shift               3.500
+ CPPR Adjustment           0.000
= Required Time             1.750
- Arrival Time              1.146
= Slack Time                0.604
  Clock Rise Edge           0.000
+ Clock Network Latency (Prop) -0.165
= Beginpoint Arrival Time   -0.165

```

Instance	Arc	Cell	Delay	Arrival Time	Required Time
U2/state_r_reg_0	CK ^			-0.165	0.439
U2/state_r_reg_0	CK ^ -> Q v	DFFRX4	0.517	0.352	0.956
U2/U70	A v -> Y v	OR2X1	0.260	0.613	1.217
U2/U340	A v -> Y ^	NOR2X1	0.194	0.807	1.411
U2/FE_0FC428_n89	A ^ -> Y v	INVX3	0.074	0.881	1.485
U2/U368	A v -> Y ^	NAND2X1	0.122	1.003	1.607
U2/FE_0FC233_o_in_ready	A ^ -> Y ^	BUF12	0.143	1.146	1.750
	o_in_ready ^		0.000	1.146	1.750

The path type is reg2out.

5. Attach the snapshot of GDS stream out messages. (10%)

```

Scanning GDS file gds/tsmc13gfsg_fram.gds to register cell name .....
Scanning GDS file gds/sram_512x8.gds to register cell name .....
Merging GDS file gds/tsmc13gfsg_fram.gds .....
***** Merge file: gds/tsmc13gfsg_fram.gds has version number: 5.
***** Merge file: gds/tsmc13gfsg_fram.gds has units: 1000 per micron.
***** unit scaling factor = 1 *****
Merging GDS file gds/sram_512x8.gds .....
***** Merge file: gds/sram_512x8.gds has version number: 5.
***** Merge file: gds/sram_512x8.gds has units: 1000 per micron.
***** unit scaling factor = 1 *****
#####Streamout is finished!

```


6. Attach the snapshot of the final area result. (5%)

```

***** Analyze Floorplan *****
Die Area(um^2) : 1182449.39
Core Area(um^2) : 859337.61
Chip Density (Counting Std Cells and MACROs and IOs): 63.423%
Core Density (Counting Std Cells and MACROs): 87.270%
Average utilization : 100.000%
Number of instance(s) : 68585
Number of Macro(s) : 8
Number of IO Pin(s) : 121
Number of Power Domain(s) : 0
***** Estimation Results *****

```


7. Attach the snapshot of your final layout **after adding core filler**. (Remember to switch to **Physical view** and make Pin Shapes visible) (10%)



8. What is your strategy for floorplanning (especially for placing the SRAMs)? What is the reason behind it? (10%)

My strategy for floorplanning is to place the eight 512x8 SRAMs on the edges of the core region for better power efficiency. Additionally, I reserve space between each macro for power grid and signal routing.