

University of British Columbia Electrical and Computer Engineering Digital Systems and Microcomputers CPEN312

Lecture 13a: Introduction to 8051 Assembly I

Dr. Jesús Calviño-Fraga P.Eng. Department of Electrical and Computer Engineering, UBC Office: KAIS 3024 E-mail: jesusc@ece.ubc.ca Phone: (604)-827-5387

March 8, 2023

Copyright © 2009-2022, Jesus Calvino-Frags. Not to be copied, used, : Noticed without explicit written permission from the copyright owner.

Objectives

- Get acquainted to the 8051 instruction set.
- · Understand how an assembler compiler is used and the files it generates.
- · Assemble mnemonics by hand.
- · Disassemble machine code by hand.
- Calculate machine code execution time.
- · Write simple assembly programs.
- · Load machine code by hand.

Copyright © 2009-2022, Jesus Calvino-Frags. Not to be copied, used revised without explicit written permission from the copyright owner.

8051 Instruction Set

- 1. Arithmetic Operations
- 2. Logical Operations
- 3. Data Transfer
- 4. Boolean Variable Manipulation
- 5. Program Branching and Machine Control

Lecture 13a: Introduction to 8051 Assembly I

Copyright © 2009-2022, Jesus Calvino-Frags. Not to be copied, used, : Noticed without explicit written permission from the copyright owner.

8051 Instruction Set

- The instructions are all described in chapter 2 of "MCS-51 Microcontroller Family User's Guide".
- The number of cycles per instruction for the CV-8052 are listed in the one page handout distributed:
 - Side 1: Instructions sorted by opcode number
 - Side 2: Instructions sorted by mnemonic name.

Copyright © 2009-2022, Jesus Calvino-Frags. Not to be copied, used revised without explicit written permission from the copyright owner.

3

2

Assembly Language Instruction

An Assembly language instruction consists of four fields:

[label:] mnemonic [operands] [;comment]

· Examples:

L1: MOV A, #'*' ; Load Acc with ASCII for '*' ; We can just have comments! L3: ; We can also place labels anywhere

Copyright © 2009-2023, Jesus Calvino-Frags. Not to be copied, used, o tevilled without explicit written permission from the copyright owner.

Writing and compiling an assembly language program

Using A51 assembler EDITOR by yours truly! myfile.asm ASSEMBLER

Hand writing, compiling, and loading an assembly program By hand: Good for educational Table of mnemonics is available as an Excel spreadsheet in the course web page: 'CV-8052_opcodes.xls' purposes, but very, very impractical for real applications! Microcontroller chip using push buttons and/or Copyright © 2009-2022. Jesus Calvino-Frags. Not to be copied, use Noticed without explicit written permission from the copyright owner.

Exercise: Assembling Machine Code by Hand

Assemble by hand the following piece of machine code:

MOV A, R1 E9 ; Low 8-bits first number ADD A, R3 2B : Add to low 8-bits second number FD MOV R5, A ; Save result-low to R5

E8 MOV A, R0 ; High 8-bits first number ADDC A. R2 : Add with carry to high 8-bits second number зА

FC MOV R4, A ; Save result-high to R4

Answer: E9 2B FD E8 3A FC

Copyright © 2009-2023, Jesus Calvino-Frags. Not to be copied, used revised without explicit written permission from the copyright owner.

Disassembling

- · In microcomputer jargon, disassembling is the process of getting the source code from the machine code.
- · Many debuggers disassemble machine code to trace program execution.

Lecture 13a: Introduction to 8051 Assembly I Copyright © 2009-2022, Jesus Calvino-Frags. Not to be copied, used, 19villed without explicit written permission from the copyright owner.

Exercise: Disassembling by hand

 What is the value of R2 after executing this piece of 8051 machine C3 74 88 94 10 FA

C3 CLR C : Set carry to zero 74 88 MOV A, #88H ; Load Acc. With 88H 94 10 SUBB A, #10H ; 88H-10H=78H FA MOV R2, A (; R2=78H) Answer! Copyright © 2009-2022, Jesus Calvino-Frags. Not to be copied, use seviced without explicit written permission from the copyright owner.

Number representation

Decimal (default): 2957 or 2957D

• Binary: 101110001101B

· Octal: 56150 or 5615Q

• Hexadecimal: 0B8DH, 0b8dh, 0x0B8D, 0x0b8d

The maximum number that can be input in any radix is 65535 which corresponds to 16 bits. If we have a 'equ' formula, the result should fit in 16 bits

> Lecture 13a: Introduction to 8051 Assembly I Copyright © 2009-2022, Jesus Calvino-Fraga. Not to be copied, used, or 16Villed without explicit written permission from the copyright owner.

Machine cycles for the 8051 Instructions

- The microcontroller takes a certain number of clock cycles to execute an instruction.

 These clock cycles are referred to as *machine cycles*.
- In the 8051 family, the length of the machine cycle depends on the frequency of the crystal oscillator.
- The frequency of the crystal connected to the 8051 family can range from 32kHz to over 1000 MHz.
- In the original 8051, one machine cycle lasts 12 oscillator periods. Therefore, to calculate the machine cycle for the original 8051, we take 1/12 of the crystal frequency, then take its inverse.
- For newer 8051 derivatives, one machine cycle can take 12, 6, 4, 2, or 1 oscillator period(s).
- Warning: The same instruction can take a different number of machine cycles in 8051's fabricated by different manufacturers:

Copyright © 2009-2023, Jeeus Calvino-Frags. Not to be copied, used, revised without explicit written permission from the copyright owner.

6

8

Machine cycles for the 8051 Instructions

Instruction	Intel 8051	CPEN312 CV-8052	Atmel AT89LP52	Silicon Labs C8051F38x
MOV R3, #value	1	2	2	2
DEC Rx	1	1	1	1
DJNZ	2	2/3	2	2/4
LJMP	2	3	3	5
SJMP	2	2	2	4
NOP	1	1	1	1
MUL AB	4	1	2	4

Copyright © 2009-2022, Jesus Calvino-Frags. Not to be copied, used, 19villed without explicit written permission from the copyright owner.

5

Example 1: Instruction Timing for the original 8051 from Intel

How long will it take this program to run in a standard 8051 (12 clocks per cycle) with a 12MHz crystal? Use the cycles per instruction of Appendix G in the textbook.

CODE: C3 74 88 94 10 FA

; Set carry to zero (1 cycle) C3 74 88 MOV A, #88H ; Load Acc. With 88H (1 cycle) 94 10 SUBB A, #10H ; 88H-10H=78H (1 cycle) MOV R2. A ; R2=78H (1 cycle)

1 cycle=12/12MHz=1µs, therefore 4 cycles take 4µs

Copyright ID 2009-2022, Jesus Calvino-Fraga. Not to be copied, used, o "Builled without explicit written permassion from the copyright owner."

Lecture 13a: Introduction to 8051 Assembly I

Machine cycles for the CV_8052

- · Available in Excel format in the course web page.
- The CV_8052 takes one clock per cycle!
- The clock of the CV 8052 is 33.333333MHz. Therefore, each cycle is 1/33.33333MHz=30ns.
- The opcode table for ALL 8051 compatible microcontrollers is the same. The number of bytes per instruction is the same. The number of cycles per instruction MAY NOT BE the same.

Copyright © 2009-2022, Jesus Calvino-Frags. Not to be copied, use seviced without explicit written permission from the copyright owner.

Example 2: Instruction Timing for the CV 8052

How long will it take this program to run in CV_8052 (1 clock per cycle) with a 33.3333 MHz clock?

CODE: C3 74 88 94 10 FA

CLR C C3 ; Set carry to zero (1 cycle) 74 88 MOV A, #88H ; Load Acc. With 88H (2 cycles) 94 10 SUBB A, #10H ; 88H-10H=78H (2 cycles) MOV R2, A ; R2=78H (1 cycle)

1 cycle=1/33.33MHz=30ns, therefore 6 cycles take $0.18\mu s$

Copyright © 2009-2022, Jesus Calvino-Frags. Not to be copied, used revised without explicit written permission from the copyright owner.

8051 Registers

- · The 8051 is LOADED with registers, all of them (but one) are 8-bit:
 - 32 general purpose registers arranged in 4 banks of 8 register each: R0 to R7. R0 and R1 can be used as "index" registers for indirect access.
 - N (depends on the derivative, but usually 27 or more) Special Function Registers or SFR.
- All the hardware resources of the 8051 are accessed through SFRs. More on to this later.

Lecture 13a: Introduction to 8051 Assembly I Copyright 6 2009-2022. Jesus Calvino-Frags. Not to be copied, used, o 16 villed without explicit written permission from the copyright owner.

9

8051 Registers

- · Just a few registers are related to ALU operations:
 - Accumulator (Acc).
 - Register B.
 - Data Pointer DPTR (two eight bit registers put together: DPH and DPL)
 - Stack Pointer SP
 - Program Counter PC.
 - Program Status Word PSW.

Lecture 13a: Introduction to 8051 Assembly I

Copyright © 2009-2022, Jesus Calvino-Frags. Not to be copied, used revised without explicit written permission from the copyright owner.

Registers R0 to R7 Bank 1 Copyright © 2009-2022, Jesus Calvino-Fraga. Not to be copied, used, 19/48ed without explicit written permission from the copyright owner.

Accumulator

- It is the most versatile of all the registers. All the ALU operations place the result in the accumulator.
- Curiously, the accumulator is also a Special Function Register (SFR) in the 8051.
- Bit Addressable. We can use the setb, clr, jb, etc. with the accumulator bits: setb acc.3
- Many opcodes accept only the accumulator as operand.
- Example usage:
 MOV a, #20H; Load accumulator with 20H
 - INC a ; Add one to accumulator
 - SWAP A; Swap bits 0 to 3 with bits 4 to 7

Lecture 13a: Introduction to 8051 Assembly I Copyright © 2009-2022, Jesus Calvino-Frags. Not to be copied, use revised without explicit written permission from the copyright owner.

10

Register B

- · Used together with the Accumulator to perform 8-bit multiplication/division operations.
- · Also bit addressable.
- · Example usage:
 - MOV A, #140
 - MOV B, #150
 - MUL AB; After this inst. A=08H, B=52H

Lecture 13a: Introduction to 8051 Assembly I

Copyright © 2009-2022, Jesus Calvino-Frags. Not to be copied, used a levited without explicit written permission from the copyright owner.

21

How to decrement the DPTR

mov a, dpl jnz skip_dph dec dph skip_dph: dec dpl

Exercise: modify the code above so that the value of the accumulator remains unchanged.

Lecture 13a: Introduction to 8051 Assembly I Copyright © 2009-2023, Jesus Calvino-Fraga. Not to be copied, used, 164/86d without explicit written permission from the copyright owner.

Data Pointer DPTR

- Formed by two 8-bit SFRs: DPH and DPL.
- · Together with some especial opcodes, it is used to access CODE and XRAM memory.
- . This is the only 16-bit register in the 8051.
- · There is a dedicated opcode to increment it! Unfortunately there is no opcode to decrement it!
- · Example:
 - MOV DPTR, #0AAAAH
 - INC DPTR ; DPL=0ABH, DPH=0AAH

Copyright © 2009-2022, Jesus Calvino-Fraga. Not to be copied, us swited without suplicit written permission from the copyright own

Stack Pointer

- Need to be set for the 'CALL'/'RET' instructions to work properly.
- The stack will be cover with more detail in future lectures.
- For now, at the beginning of your code place the following instruction:
 - MOV SP, #7FH; Set sp to beginning of IDATA!

Copyright © 2009-2023, Jesus Calvino-Frags. Not to be copied, use revised without explicit written permission from the copyright owner.

12

Program Counter

- · We can not access this 16-bit register directly. Increments by one, two, or three bytes (one for most instructions), depending on the opcode length.
- · We can only use the "jump", "call", or "return" instructions to change the program counter.
- · Example:

- LJMP 34AAH; Set PC to 34AAH

Lecture 13a: Introduction to 8051 Assembly I Copyright © 2009-2022, Jesus Calvino-Frags. Not to be copied, used, a 16-vited without explicit written permission from the copyright owner.

Program Status Word

• It is where the ALU are stored:

CY AC FO RS1 RS0 OV

CY	Carry flag
AC	Auxiliary Carry flag (For BCD Operations)
FO	Flag 0 (Available to the user for General Purpose)
RS1, RS0	Register bank select bits.
ov	Overflow flag
P	Parity flag

Example: JC 8; If the carry is set jump 8 bytes ahead

Copyright © 2009-2022, Jesus Calvino-Frags. Not to be copied, used revised without explicit written permission from the copyright owner.

13

Instructions that modify the 'Flag' bits in the PSW:

Instruction	CY	٥v	AC
ADD	х	х	х
ADDC	x	х	х
SUBB	х	х	х
MUL	0	х	
DIV	0	х	
DA	X		
RRC	X		
RLC	х		
SETB C	1		
CLR C	0		
CPL C	X		
ANL C, bit	х		
ANL C, /bit	X		
ORL C, bit	х		
ORL C, /bit	X		
MOV C, bit	х		
CJNE	x		

copyright © 2009-2022, Jesus Calvino-Fraga. Not to be copied, used, Noticed without explicit written permission from the copyright owner.

Example 3

Write an assembly program that writes 'JESUS' to the 7-segment displays HEX4 to HEX0. Compile and load the program manually. The Special Function Register (SFR) addresses of HEX4 to HEX0 are:


HEX0: 91H HEX1: 92H HEX2: 93H HEX3: 94H

The segments of each display are mapped as: -gfedcba, 'a' is the least significant bit.

Copyright © 2009-2023, Jesus Calvino-Frags. Not to be copied, use revised without explicit written permission from the copyright owner.

14

7-Segment Displays in DE0-CV board



SFR
91H
92H
93H
94H
8EH
8FH

Copyright © 2009-2022, Jesus Calvino-Frags. Not to be copied, used 16-Villed without explicit written permission from the copyright owner.

The assembly code

Address	Machine Code	Instruction
0000	75 8E 61	mov 8EH, #61H
0003	75 94 06	mov 94H, #06H
0006	75 93 12	mov 93H, #12H
0009	75 92 41	mov 92H, #41H
000C	75 91 12	mov 91H, #12H
000F	80 FE	sjmp \$

Copyright © 2009-2022, Jesus Calvino-Fraga. Not to be copied, used, 19/48ed without explicit written permission from the copyright owner.

7-segment constants

· The bit pattern for each letter is:

Letter	g	f	е	d	С	b	а	Hex
'J'	1	1	0	0	0	0	1	61H
'E'	0	0	0	0	1	1	0	06H
'S'	0	0	1	0	0	1	0	12H
'U'	1	0	0	0	0	0	1	41H
'S'	0	0	1	0	0	1	0	12H

Exercise: Obtain the bit patterns for numbers 0 to 9

Copyright © 2009-2023, Jesus Calvino-Frags. Not to be copied, us soviced without explicit written permission from the copyright own

Loading the Code by Hand

- First load the POF file CV_8052.POF to the Altera DE0-CV board (you need to do this only once):
 - Set SW10 to the 'PROG' position
 - Turn the board on. Connect to computer and load Quartus.
 - Click the 'programmer' icon in Quartus and send the above POF file to the DE0-CV board.

 Set SW10 to the 'RUN' position.
- Second: We need to activate 'manual load' in the CV_8052 soft processor by pressing and releasing FPGA_RESET while KEY2 is pressed.

Lecture 13a: Introduction to 8051 Assembly I Copyright © 2009-2023, Jesus Calvino-Frags. Not to be copied, use revised without explicit written permission from the copyright owner.

16

Manual load in the CV_8052

- HEX5 to HEX2 show the memory address while HEX1 and HEX0 show the current data at that memory address.
- · SW8 selects address LOW entry.
- · SW9 selects address HIGH entry.
- · SW0 to SW7 value to enter.
- · KEY3 increments the address by one.
- · KEY2 decrements the address by one.
- · KEY1 enters data.
- KEY0 and KEY1 at the same time stores changes to flash.

Lecture 13a: Introduction to 8051 Assembly I Copyright © 2009-2022, Jesus Calvino-Frags. Not to be copied, used, o tevilled without explicit written permission from the copyright owner.

Example 4 (time permitting)

· Write a program that turns LEDR0 on/off every 0.5s. Compile and load the program manually. The bit address of LEDR0 is E8H.

Copyright © 2009-2022, Jesus Calvino-Frags. Not to be copied, used revised without explicit written permission from the copyright owner.

Big delay: loops inside loops

```
main_loop:
mov R2, #90 ; 90 is SAH
L3: mov R1, #250; 250 is FAH
L2: mov R0, #250
L1: djnz R0, L1 ; 3 machine cycles-> 3*30ns*250=22.5us
djnz R1, L2 ; 22.5us*250=5.625ms
djnz R2, L3 ; 5.625ms*90=0.506s (approximately)
cpl OEBH ; Bit address of LEDRO is E8H
sjmp main_loop
                                       One possible solution! The same result can
                                                 be achieved using many other valid
                                                                         programs.
                                            Lecture 13a: Introduction to 8051 Assembly I
                                                   Copyright © 2009-2023, Jesus Calvino-Frags. Not to be copied, used, o 
tevilled without explicit written permission from the copyright owner.
```

Program compiled by hand

```
main_loop:
    mov R2, #90
L3: mov R1, #250
L2: mov R0, #250
L1: djnz R0, L1
djnz R1, L2
djnz R2, L3
cpl OE6H
sjmp main_loop
0000 7A 5A
0002 79 FA
0004 78 FA
0006 D8 FE
0008 D9 FA
000A DA F6
000C B2 E8
000E 80 F0
                                             Copyright © 2009-2022, Jesus Calvino-Frags. Not to be copied, used revised without explicit written permission from the copyright owner.
```

18

17

Exercises

- The machine code below runs in a CV-805C processor that takes 1 clock per cycle with a 33.3333MHz clock. Find how long it takes this code to execute. P(laming; there is a loop you have to consider!)
 7E 60 6C 00 8E 80 00 00 DE 7E

TE 08 0E 00 0E 80 00 00 DE FA
Assemble by hand (both op-codes and operands) the program below.
MOV R7, #75H
MOV A1, #77H
MOV A2, #77H
MOV A3, #77H
MOV A3, #77H
MOV A4, #77H
MOV A5, #77H
MOV A5, #77H
MOV A6, #77H
MOV A6, #78H
MOV A7
SWAP A
MOV A7
MOV A7
SWAP A
MOV A7
LEDB by writing zero to them. The SFR addresses for the LEDS are:
LEDBO-7-E8H, LEDR8-9-95H.

Copyright © 2009-2022, Jesus Calvino-Frags. Not to be copied, used, o levilled without explicit written permission from the copyright owner.



Lecture 13b: Introduction to 8051 Assembly II

Dr. Jesús Calviño-Fraga Department of Electrical and Computer Engineering, UBC
Office: KAIS 3024
E-mail: jesusc@ec.ubc.ca
Phone: (604)-827-5387

March 9, 2017

Objectives

- Get familiar with 8051's assembler programs.
- · Write compilable assembly programs.
- Compile assembly programs using a computer.
- · Load and run programs written in assembly language using a computer.

Copyright © 2009-2017, Jesus Calvino-Fraga, Not to be copied, used, Noticed without explicit written permission from the copyright owner.

Assembling by hand...

- · Assembling by hand is sometimes 'fun' but it is
 - Prone to error.
 - Slow.
 - Tedious.
 - Hard to add simple changes.
- We use a computer to 'assembly' our code from the assembly code mnemonics. We need:
 - A computer
 - The assembler compiler!

Lecture 13b: Introduction to 8051 Assembly II

The Assembler

- In this course we will be using A51.
 - I wrote this assembler!
- Syntax is compatible with original Intel ASM51. The syntax is mostly the same as the assembler described in the text book.
- · We also need a text editor. Any text editor will do, for example Notepad works fine. On the other had we can use an editor with syntax highlighting as in Crosside:

http://www.ece.ubc.ca/~jesusc/crosside_setup.exe

Assembler Overview

- · Symbols
- Labels
- · Assembler Controls
- · Assembler Directives
- ASCII Literals
- Comments
- Macros

• A label is defined by a symbol name and ':'

apply.

• Example: L1: DJNZ R0, L1

Lecture 13b: Introduction to 8051 Assembly II

Labels

• Labels are symbols also: same rules

• Must appear BEFORE mnemonics, the

reservation directives (DS and DBIT).

storage directives (DB and DW), or data

Symbols

- The legal characters: both upper and lower case (A..Z,a..z) letters, decimal numbers (0..9) and these two special characters: question mark (?) and underscore
- · Symbols can not start with a number.
- The assembler converts all symbols to uppercase. For instance these two are the same symbol
- My_symbolMY_SYMBOL
- Mnemonics, register names, assembler controls and assembler directives are reserved words and can not be

Copyright © 2009-2017, Jesus Cabino-Frags. Not to be copied, used, evided without explicit written permission from the copyright owner.

Assembler Controls

- · Assembler controls are used to tell the program where to gets its input source files (include files), where it puts the object file, and how it formats the listing file.
- Example: \$MOD52 \$TITLE(CPEN312 - Example for Lecture 14) \$LIST \$PAGEWIDTH(75)

Copyright © 2009-2017, Jesus Calvino-Fraga. Not to be copied, used or Williad without explicit written permission from the copyright owner.

Assembler Controls

SDATE(date) Places date in page header SINCLUDE(file) Inserts file in source program STITLE(string) Places string in page header SINCLUDE(file) Places string in page header SINCLUST-Slope outputing the listing SMODIST slope SDOZ predefined symbols SMODIST Uses SDOZ predefined symbols SMODIST Uses STOST predefined symbols SMODIST Uses TOST predefined symbols used SMODIST by object the is generated by SMODIST should be supported by SNOOBJECT No object file is generated SNOPAGING Print listing wip page breaks SPAGEWIDTH(n) No. of columns on a listing page SNOPRINT Listing will not be output SNOSYMBOLS Symbol table will not be output SEJECT Places a form feed in listing SUBST Allows listing to be output SOBJECT (file) Places object output in file SUBJECT (IIIIe) Places colject output in IIIIE
SPAGING Break output listing into pages
SPAGELENGTH(n) No. of lines on a listing page
SPRINT(file) Places listing output in file
\$SYMBOLS Append symbol/iableto-listing-iion to 8051 Assembly II

Actually you can use any register definition file provided with the

Assembler Directives

- · Assembler directives are used to define symbols, reserve memory space, store values in program memory and switch between different memory spaces.
- · Examples of directives: TEN EQU 10

RESET CODE 0 ORG 4096

Copyright © 2009-2017, Jesus Cabino-Frags. Not to be copied, used, evided without explicit written permission from the copyright owner.

Assembler Directives

- Symbol Definition Directives: EQU, SET, BIT, CODE, DATA, IDATA, XDATA
- · Segment Selection Directives: CSEG, BSEG, DSEG, ISEG, XSEG
- · Memory Reservation and Storage Directives: DS, DBIT, DB, DW
- Miscellaneous Directives: ORG, USING,

Copyright © 2009-2017, Jeeus Calvino-Frags. Not to be copied, used, or levilled without explicit written permason from the copyright owner.

EQU directive

• Very useful to keep your code looking clean and professional:

```
CLK EQU 33333333
FREQ EQU 1000
BAUD equ 115200
TIMER_0_RELOAD EQU (0x10000-(CLK/(12*FREQ)))
TIMER_2_RELOAD equ (0x10000-(CLK/(32*BAUD)))
```

Copyright © 2009-2017, Jeeus Calvino-Frags. Not to be copied, used, or feveled without explicit written permission from the copyright owner.

5

Segment Selection Directives

- There are five Segment Selection directives: CSEG, BSEG, DSEG, ISEG, XSEG, one for each of the five memory spaces in the 8051 architecture.
- Mostly used to allocate variables and constants in memory. Normally combined with DS, DBIT, DB, DW.
- Examples:

DSEG at 30H; Variables after the register banks and bits BSEG at 20H CSEG at 8000H

Memory Reservation and Storage **Directives**

- DBIT Directive: is used to reserve bits within the BIT segment.
- Examples:

```
BSEG
                   ; Select bit segment
LEDON:
         DBIT
LEDOFF:
         DBIT
ERROR:
         DBIT
```

15

8

Memory Reservation and Storage **Directives**

- DS Directive: Used to reserve memory for variables. Works when ISEG, DSEG or XSEG are the active segments.
- Examples:

```
DSEG at 30H ; Select data segment
         DS
              32 ; Label is optional!
BUFF1:
         DS
                  16
AVERAGE: DS
COUNT:
```

Copyright © 2009-2017, Jesus Calvino-Fraga. Not to be copied, used, or Williad without explicit written permission from the copyright owner.

Memory Reservation and Storage **Directives**

- DB Directive: is used to store byte constants in the Program Memory Space. It can only be used when CSEG is the active segment.
- · Examples:

```
COPYRGHT_MSG:
(c) Copyragum,
RUNTIME_CONSTANTS:

DB 127, 13, 54, 0, 99 ; Table of constants
DB 17, 32, 239, 163, 49 ; Second line of const.
                             '(c) Copyright, 2017 Jesus Calvino-Fraga', 0
                        2*8, 'MPG' , 2*16, 'abc' ; Can mix literals & no.
                                       Copyright © 2009-2017, Jesus Calvino-Fraga. Not to be copied, used, or 
Nivited without explicit written permission from the copyright owner.
```

Memory Reservation and Storage Directives

- DW Directive: is used to store word constants in the Program Memory Space. Similar to DB, but it stores two bytes (16-bits) at once.
- Examples:

```
CSEG at 8000H
DW 'AB', 1000H
Lecture 13b: Introduction to 8051 Assembly II
```

17

Miscellaneous Directives

"The USING Directive is used to specify which of the four General Purpose Register banks is used in the code that follows the directive. It allows the use of the predefined register symbols AR0 thru AR7 instead of the register's direct addresses. It should be noted that the actual register bank switching must still be done in the code. This directive simplifies the direct addressing of a specified register bank."

Example: USING 1

PUSH AR2; Pushes R2 of bank 1 into the stack

Lecture 13b: Introduction to 8051 Assembly II

Copyright 0.2056-2017, Jacqui Caldino-Fraga, Not to be copied, used or Notice without explicit winter permission from the copyright sweet.

19

Miscellaneous Directives

- ORG Directive is used to specify a value for the currently active segment's location counter.
- Examples:

```
CASEG
ORG 0
LJMP MyCode
ORG 1BH; Timer 1 ISR vector location
LJMP 1803H
MyCode:
MOV SP, #7FH
Lecture 13b: Introduction to 8051 Assembly II
```

Copyright © 2009-2017, Jeeus Calvino-Frags. Not to be copied, used, or feveled without explicit written permission from the copyright owner.

Miscellaneous Directives

- END Directive is used to signal the end of the source program to the Cross assembler.
- · Your code should have an END directive!
- Example:

END ;This is the End

Lecture 13b: Introduction to 8051 Assembly II

Capylight 0 2006-2017, Janua Cabino-Finga, Not to be copied used, of World without explicit writin permission from the copieds used.

20

10

9

ASCII literals

- ASCII characters can be used directly as an immediate operand, or they can used to define symbols or store ASCII bytes in Program Memory (DB directive).
- Example:
 - MOV A,#'m' ; Load A with 06DH (ASCII m)
 - DB 'Hello there!' ; Stored in Program Memory

Lecture 13b: Introduction to 8051 Assembly II
Capyight 0 2009 2017, Janua Cabino-Fraga. Not to be copied, used, or

Macros

- A macro is a name assigned to one or more assembly statements or directives.
 Macros are used to include the same sequence of instructions in several places.
- A macro is a segment of instructions that is enclosed between the directives MAC and ENDMAC. The format of a macro is as follows:

Lecture 13b: Introduction to 8051 Assembly

Copyright 0 2009-2017, Jacqui Caldino Flaga, Not to be copied, used

23

Comments

- Comments can be placed anywhere, but they must be the last field in any line.
- They are preceded by ';'
- Example:

MOV RO, #100 ; Repeat 100 times LOOP: DJNZ RO, LOOP

• Beware of useless comments:

MOV R0, #100; Move 100 to R0
LOOP: DJNZ R0, LOOP; Decrement and
;jump if no zero
;to LOOP

Lecture 13b: Introduction to 8051 Assembly II

Capyright © 2006-2017, Jeous Cabino-Fings. Not to be capied, used, or

World without explor written permission from the capyright owner.

Wacros

average MAC; computes the average of three byte arguments

mov A, %0

add A, %1

add A, %2

mov B, #3

div AB; divide B into A and A gets the average

ENIMAC; terminate the macro definition

To invoke the above defined macro, enter the macro name and its
parameters. The statement:
average (RI, RR, R3)

will enable the assembler to generate the following instructions,
starting from the current location counter:
mov A, R1

add A, R2

add A, R3

mov B, #3

div AB

Lecture 13b: httoduction to 8051 Assembly II

24

Number representation

- Decimal (default): 2957 or 2957D
- Binary: 101110001101B
- Octal: 56150 or 5615Q
- Hexadecimal: 0B8DH, 0b8dh, 0x0B8D, 0x0b8d

The maximum number that can be input in any radix is 65535 which corresponds to 16 bits.

> Lecture 13b: Introduction to 8051 Assembly II Copyright © 2009-2017, Jesus Calvino-Fraga. Not to be copied, used, should without explicit written permission from the copyright owner.

Addressing Modes: Register Inherent

- The opcode is already associated with the register for speed and efficiency
- Examples:
 - MOV R1, #10; opcode: 01111001B + 00001010B
 INC A; opcode: 00000100B

 - INC R3; opcode: 00001011B

Copyright © 2009-2017, Jesus Calvino-Fraga. Not to be copied, used, should without explicit written permission from the copyright owner.

Addressing Modes

- 1. Register Inherent
- 2. Direct
- 3. Immediate
- 4. Indirect
- 5. Indexed
- 6. Relative
- 7. Absolute
- 8. Long 9. Bit Inherent
- 10. Bit Direct

Copyright © 2009-2017, Jesus Calvino-Fraga, Not to be copied, used, Noticed without explicit written permission from the copyright owner.

Addressing Modes: Direct

- · Used to access the first 128 bytes of internal ram (address 0 to 127) or the SFRs (address 128 to 255).
- Examples:
 - MOV 20H, A; 11110101B + 00100000B
 - MOV 50H, 25H; 10000101B + 00100101B + 01010000B
 - MOV 50H, #25H; 01110101B + 01010000B + 00100101B MOV 80H, A; 80H>127 therefore is a SFR!

 - MOV P0, A; SFR P0 is at address 80H

Copyright © 2009-2017, Jesus Cabino-Frags. Not to be copied, used, evided without explicit written permission from the copyright owner.

13

Addressing Modes: Immediate

- Used to initialize a register or memory.
- The number to load MUST be preceded with '#'.
- Example:

MOV R0, #10

L1: MOV P1, #01H NOP; Does nothing just wastes time!

MOV P1, #00H

DJNZ R0, L1; Decrement an jump if no zero

Addressing Modes: Indexed

- Uses a base register (DPTR) and a offset register (Accumulator)
- · Very common in other processors such as the Pentium, but limited in the 8051.
- · Examples:

JMP @a+DPTR

MOVC a, @a+DPTR

MOVC a, @a+PC

Addressing Modes: Indirect

- Can be used to access ALL the internal RAM of the microcontroller. It is the only means of accessing the internal RAM from address 128 to 255!
- Only means of accessing XRAM memory using the MOVX instruction.
- EXAMPLES:

LANIMITELS.

MOV RQ, 800: Copy content of RAM loc. 80H into the Accumulator

MOV A, 80H; Copy SFR 80H (P0) into the accumulator (See the difference!)

MOV DFTR, #200H

MOV XA, 80 PTR; Copy content of XRAM loc. 200H into the Accumulator

MOV RQ, A

MOV XA, 8 DPTR; Copy content of XRAM loc. 201H into the Accumulator

MOV XA, 8 DPTR; Copy content of XRAM loc. 201H into the Accumulator

MOV XA, 8 DPTR; Copy content of XRAM loc. 201H into the Accumulator

MOV XT, A

Copyright © 2009-2017, Jeeus Calvino-Frags. Not to be copied, used, or feveled without explicit written permission from the copyright owner.

Addressing Modes: Relative

- Used to jump (conditionally or unconditionally) to other parts of your code.
- The offset is an 8-bit SIGNED number. We can jump in a range -128 to +127 bytes: 1 \$mod52

0000 2 L1: 0000 00 0001 80FD sjmp L1 0003 8001 5 sjmp L2 0006 00 8

Addressing Modes: Relative

• To jump conditionally use any bit variable available:

```
JZ L1
JNZ L2
JC L3
JNC L4
JB P1.3, L5
```

Copyright © 2009-2017, Jeeus Calvino-Frags. Not to be copied, used a Noticel without explicit written permission from the copyright owner.

Addressing Modes: Absolute

- Jump or call using a combination of the 11 bits in the destination and 5 upper bits of the program counter.
- It allow to jump or call within the same 2K page you program counter is.
- · Two byte instructions!
- No conditional jumping available.
- Only two instructions available:

```
ACALL myroutine
AJMP DONE -
                                       Copyright © 2009-2017, Jeeus Calvino-Fraga, Not to be copied, used, streed without explicit written permission from the copyright owner.
```

Addressing Modes: Long

- Jumps or calls to any destination in the 16bit range of the microcontroller.
- Three byte instructions (takes one more byte that the absolute instructions)
- No conditional jumping available.
- · Only two instructions available: LCALL myroutine LJMP DONE

Copyright © 2009-2017, Jesus Calvino-Fraga. Not to be copied, used, should without explicit written permission from the copyright owner.

Relative vs. Absolute vs. Long

```
0000 8007
                                        sjmp L1
0002 0109
                                        ajmp L1
ljmp L1
0004 020009
0007 4000
                               L1:
0009 00
                                        nop
```

The encoding of the AJMP/ACALL instructions is a bit weird. For example for ACALL:



17 18

Addressing Modes: Bit Inherent

- · Works only with the carry flag.
- Uses these three instructions:

SETB C CLR C

CPL C

EXAMPLE: Blinky

```
org 0000H
1jmp myprogram
mov SP, \$7FH ; Set the beginning of the stack (more on mov LEDRA, \$0 ; Turn off all unused LEDs (Too bright!) mov LEDRB, \$0
                      Lecture 13b: Introduction to 8051 Assembly II
```

Addressing Modes: Bit Direct

- · Very few processors have this mode.
- The first 128 bits are mapped in internal ram from bytes 20H to 2FH.
- The second 128 bits are mapped to SFR if the SFR address is divisible by 8.
- · Examples:

```
CLR P0.0; Clear bit 0 of port 0 (Addr. 80H)
SETB P0.1; Set bit 1 of port 0 (Addr. 81H)
```

SETB 00H; This is bit 0 of byte 20 in internal RAM

Copyright © 2009-2017, Jeeus Calvino-Frags. Not to be copied, used, or feveled without explicit written permission from the copyright owner.

EXAMPLE: Blinky

- To run "Blinky" in the CV-8052 we need to complete the following steps:
 - 1. Setup the CV-8052 processor in the Altera DE0-CV board.
 - 2. Edit and Compile "Blinky.asm".
 - 3. Load and run "Blinky.hex" into the CV-8052

Copyright © 2009-2017, Jesus Calvino-Fraga. Not to be copied, used, or Nivited without explicit written permission from the copyright owner.

Setup the CV-8052 processor

- Download and Install Quartus from the Altera/Intel website into your computer. Also, follow Altera's instructions on how to install the USB-Blaster driver. Of course you can skip this step if you have installed Quartus already! Execute these instructions only once:

 - Download and open the project CV-8052 from the course web
- page.

 Connect the USB cable to the DE0-CV board and the computer

 Toggle switch SW10 from "RUN" to "PROG". Turn the DE0-CV board on.
- Click Tools->Programmer->Start. Wait for the program to finish.
 Toggle SW10 back to "RUN".

Lecture 13b: Introduction to 8051 Assembly II Copyright © 2009-2017, Jesus Calvino-Fraga. Not to be copied, used, should without explicit written permission from the copyright owner.

Compile "Blinky.asm" and flash "Blinky.hex".

- Download and install Crosside. See slide 4.
- · Start Crosside and create a new assembly file. Copy and paste the code from slide 39. Save as "Blinky.asm".
- Click Build->ASM51. Click the "Browse" button beside "Complete path of assembler" and select a51.exe from the "Call51\bin" folder where you installed Crosside. Then press "Ok".

Copyright © 2009-2017, Jesus Cabino-Frags. Not to be copied, used, evided without explicit written permission from the copyright owner.

21

Flash and run into the CV-8052

- While pressing button "KEY0", press and release button "FPGA_RESET". When "boot" shows up on the 7-segment display, release "KEY0"
- In Crosside, click "fLash"->"Quartus SignalTap III. Make sure the file "Blinky.hex" is selected.
 Also make sure that the "quartus_STP.exe" and
 "Load_script.tcl" fields point to valid files. Click
 the "Flash" button and wait until it finishes.
- Press and release "FPGA_RESET". The program starts running!

Copyright © 2009-2017, Jesus Calvino-Fraga. Not to be copied, used, should without explicit written permission from the copyright owner.

Exercises

· Explain the differences between these two assembly

mov a. #10H mov a. 10H

There are two ways to access the internal memory of the 8051/8052 microcontroller: directly and indirectly Explain why the combination of these two instructions

mov R0, #0A mov a, @R0

and this supposedly equivalent instruction

Result with different values in the accumulator.

Copyright © 2009-2017, Jesus Cabino-Frags. Not to be copied, used, evided without explicit written permission from the copyright owner.

22

1

In the CV-8052 the seven segments displays HEX0 to HEX5 are mapped to Special Function Registers with the same name. For instance, to turn on all segments of display HEX5 in assembly language we use "mov HEX5, #00H". Write an assembly program that counts from '0' to '9' and displays the number in HEX0.

Write an assembly program that displays the

Exercises

- Write an assembly program that displays the least significant digits of your UBC student number (6 decimal digits) into the seven segment displays of the CV-8052.
- Write a macro that decrements the data pointer.

Lecture 13b: Introduction to 8051 Assembly II

UBC

University of British Columbia Electrical and Computer Engineering
Digital Systems and Microcomputers CPEN312

Lecture 13c: Writing 8051 Assembly

Dr. Jesús Calviño-Fraga Department of Electrical and Computer Engineering, UBC
Office: KAIS 3024
E-mail: jesusc@ec.ubc.ca
Phone: (604)-827-5387

March 9, 2017

Step 1

\$MODDEOCV : Special Function Registers declaration for CV-8052 org 0000H ; After reset, the processor starts at location zero

Copyright © 2009-2017, Jesus Cabino-Frags. Not to be copied, used, evided without explicit written permission from the copyright owner.

```
Step 2

SMODDEOV; Special Function Registers declaration for CV-8052

org 0000N; After reset, the processor starts at location zero

mov LEDRA, 00; Turn off LEDE LEDR(0...7) Bit addressable
mov LEDRA, 00; Turn off LEDE LEDR(8...9) Not bit addressable

Forever:

opl LEDRA.0; Turn LEDRO on/off
1 jmp Forever; Repeat forever

END

Lecture 13b: Introduction to 8051 Assembly II 3
```

```
Step 3

SMODDECCV; Special Function Registers declaration for CV-8052
org 0000H; After reset, the processor starts at location zero
mov LEDRA, 80; Turn off LEDE LEDR(0..7] Bit addressable
sov LEDRA, 10; Turn off LEDE LEDR(1..7] Bit addressable
prover:
continue of LEDRA or Turn LEDRO on/off
locall Delay:
mov RO, 8250
LO: djns RO, LO; 3 machine cycles-> 3*30ns*250=22.5us
ret

END

Lecture 13b: Introduction to 8051 Assembly II
4
Capta CADD Continue of LEDRA or Turn LEDRO of Statembly II
4
```

```
Step 4

$MODDEBOCV; Special Function Registers declaration for CV-8052

org 0000R; After reset, the processor starts at location zero

mov LEDER, 80; Turn off LEDE LEDR(8...9) Not bit addressable
mov LEDER, 80; Turn off LEDE LEDR(8...9) Not bit addressable

Forever:

cpl LEDERA.0; Turn off LEDE LEDR(8...9) Not bit addressable

Forever:

cpl LEDERA.0; Turn LEDRO on/off
loall Delay
lymp Forever; Repeat forever

Delay:

mov R2, 890
L2: mov R1, 8250
L1: mov R1, 8250
L1: mov R0, 8250
L1: mov R1, 8250
L1: mov R1, 8250
L1: mov R1, 8250
L1: mov R2, 830
L2: mov R1, 8250
L1: mov R1, 8250
L2: mov R1, 8250
L2: mov R1, 8250
L2: mov R1, 8250
L3: mov R2, 890
L3: mov R3, 890
```

```
Step 5

$MODDBOCV ; Special Function Registers declaration for CV-8052

org 0000M ; After reset, the processor starts at location zero
lisp main

Delsy:

mov N2, 480
L2; mov N1, 4250
L1; mov N0, 4250
L0; dipn R0, L0 ; 3 machine cycles-> 3*30ns*250=22.5us
dipn R1, L1 ; 22.5us*250=5.625ms
dipn R2, L2 ; 5.62ms*30=0.506 (approximately)
ret

main: mov sp. 80x7f ; Initialize stack pointer
mov LEDRA, 0 ; Turn off LEDE LEDR(0.-7) Bit addressable
mov LEDRA, 0 ; Turn off LEDE LEDR(8.-9) Not bit addressable
forever:
cov LEDRA, 0; Turn LEDRO on/off
locall Delay
lisp Forever ; Repeat forever

Letture 10s introduction to 8051 Assembly II 6

Letture 10s introduction to 8051 Assembly II 6

END
```

2

```
Step 7

mov HEMA, Norf; Clear HEXA
mov HEMA, Morf; Clear HEMA
leal Delay
leal Delay
leal Delay
limp Forever; Repeat forever

END

Lecture 13b: Introduction to 8051 Assembly H

Company Managements Now Management *
```

```
Step 8

LETTER_U EQU #0x61

LETTER_E EQU #0x66

LETTER_S EQU #0x62

LETTER_U EQU #0x41

BLANK
EQU #0x41

ICAN

BON HEXA, LETTER_U

loall Delay

mov HEXA, LETTER_E

loall Delay

mov HEXA, LETTER_U

loall Delay

Lecture 13b: Introduction to 8051 Assembly II

9

**COMMAND TO AND TRANSPORTER**
```

```
Step 9

MOV HEXS, BLANK

MOV HEXS, LETTER, J

MOV HEXS, LETTER, J

MOV HEXS, LETTER, B

MOV HEXS, LETTER, B

MOV HEXS, LETTER, B

MOV HEXS, LETTER, B

Forever:

1call Delay

MOV HEXS, MEXS

MOV HEXS, RESS

MOV HEXS

MO
```

5

```
Step 10

Forever:

lcall Delay
jb SWA.O, Scroll_Right
mov MA, HEKS
mov MEKS, HEKK
mov MEKS, HEKK
mov MEKS, HEKK
mov MEKS, HEKZ
```

```
Step 11

; Look-up table for 7-seg displays.
7_7seg:
2_7seg:
2
```

```
Step 11 (cont.)

Forever:

nov R7, #0x00

loal Display_Number

loal Delay

nov R7, #0x55

loal Display_Number

loal Display_Number

loal Display_Number

loal Display_Number

loal Delay

l'app Forever; Repeat forever
```

```
Step 12

; Look-up table for 7-seg displays.

show mac

mov R7, %0
leal Display_Number
leal1 Delay
endmac

main:

mov SP, %0x7f
mov LURBA, %0) ht addressable
mov LURBA, %0) ht addressable
Forever:

show(#0x55)
Show(#0x55)
Show(#0x55)
Local Show(#0x55)
Show(#0x55)
Lecture 13b: Introduction to 8051 Assembly II

Lecture 13b: Introduction to 8051 Assembly II

Lecture 13b: Introduction to 8051 Assembly II

Lecture 13b: Introduction to 8051 Assembly II
```

6

```
Step 13

; Look-up table for 7-seg displays.

Show mac

nov R7, %0
loall Display_Number
loall Delay
endmac

main:

mov SP, #0xff

mov LEDRA, #0; Bit addressable
mov LEDRA, #0; Not bit addressable
mov LEDRA

Forever:

Show (AMS); Use R5 first and explain why it fails
ind R5
limp Forever; Repeat forever

END

Lecture 13b: Introduction to 8051 Assembly II

Lecture 13b: Introduction to 8051 Assembly II

Segment 2008 Notified Segment S
```

```
Step 15

Display,at mac

mov dptr, %7.7meg

mov a, %2

and a, %0.00f; Force bits 4 to 7 to zero

move a, %0ptrea; Read from table

mov %0, a; pinglay low nibble

mov a, %2

swap a; exchange bits 0 to 3 with bits 4 to 7

and a, %0.00f; Force bits 4 to 7 to zero

move a, %0ptrea pingla from table

mov %1, a; pinglay logh nibble

endmac

Increment_RCD mac

mov a, %0

add a, %1

da a

mov %0, a

endmac

Lacture 13b: heroduction to 8051 Assembly II

Cares $100.000 | 100.0000 | 100.0000 | 100.0000 | 100.0000 | 100.0000 | 100.0000 | 100.0000 | 100.0000 | 100.0000 | 100.0000 | 100.0000 | 100.0000 | 100.0000 | 100.0000 | 100.0000 | 100.0000 | 100.0000 | 100.0000 | 100.0000 | 100.0000 | 100.0000 | 100.0000 | 100.0000 | 100.0000 | 100.0000 | 100.0000 | 100.0000 | 100.0000 | 100.0000 | 100.0000 | 100.0000 | 100.0000 | 100.0000 | 100.0000 | 100.0000 | 100.0000 | 100.0000 | 100.0000 | 100.0000 | 100.0000 | 100.0000 | 100.0000 | 100.0000 | 100.0000 | 100.0000 | 100.0000 | 100.0000 | 100.0000 | 100.0000 | 100.0000 | 100.0000 | 100.0000 | 100.0000 | 100.0000 | 100.0000 | 100.0000 | 100.0000 | 100.0000 | 100.0000 | 100.0000 | 100.0000 | 100.0000 | 100.0000 | 100.0000 | 100.0000 | 100.0000 | 100.0000 | 100.0000 | 100.0000 | 100.0000 | 100.0000 | 100.0000 | 100.0000 | 100.0000 | 100.0000 | 100.0000 | 100.0000 | 100.0000 | 100.0000 | 100.0000 | 100.0000 | 100.0000 | 100.0000 | 100.0000 | 100.0000 | 100.0000 | 100.0000 | 100.0000 | 100.0000 | 100.0000 | 100.0000 | 100.0000 | 100.0000 | 100.0000 | 100.0000 | 100.0000 | 100.0000 | 100.0000 | 100.0000 | 100.0000 | 100.0000 | 100.0000 | 100.0000 | 100.0000 | 100.0000 | 100.0000 | 100.0000 | 100.0000 | 100.0000 | 100.0000 | 100.0000 | 100.0000 | 100.0000 | 100.0000 | 100.0000 | 100.0000 | 100.0000 | 100.0000 | 100.0000 | 100.0000 | 100.0000 | 100.0000 | 100.0000 | 100.0000 | 100.0000 | 100.0000 | 100.0000 | 100.0000 | 100.0000 | 100.0000 | 100.0000 | 100.0000 | 100.0000 | 100.0000 | 100.0000 | 100.0000 | 100.0000 | 100.0000 | 100.0000 | 100.0000 | 100.0000 | 100.0000 | 100.0000 | 100.000
```

```
Step 15 (cont.)

mov R3, #0x12
mov R4, #0x12
mov R4, #0x159
mov R5, #0x48

Forever:

Dimplay_at(HEX4, HEX5, R3)
Dimplay_at(HEX4, HEX5, R3)
Dimplay_at(HEX2, HEX3, R4)
Dimplay_at(HEX4, HEX5, R3)
Dimplay_at(HEX4, HEX5, R3)
Dimplay_at(HEX4, HEX5, R3)
Dimplay_at(HEX4, HEX5, R3)
Dimplay_at(HEX4, HEX5, R4)
Dimplay_at(HEX4, HEX5, R3)
Dimplay_at(HEX4,
```

9

Step 16 skip_hour: jb KEY.2, skip_min mov R4, SWA mov R4, SWA min: jb KEY.1, skip_sec mov R5, SWA sec: mov a, SWB; SWB is not bit addressable, but the acc is! jb acc.1, Forever; Do not increment! Lecture 13b: Introduction to 8051 Assembly II Copyright © 2009-2017, Jeeus Calvino-Frags. Not to be copied, used, or levilled without explicit written permason from the copyright owner.



University of British Columbia Electrical and Computer Engineering Digital Systems and Microcomputers CPEN312

Lecture 14: Microcomputer Integer Arithmetic I

Dr. Jesús Calviño-Fraga P.Eng.
Department of Electrical and Computer Engineering, UBC
Office: KAIS 3024 E-mail: jesusc@ece.ubc.ca Phone: (604)-827-5387

Copyright © 2009-2023, Jesus Calvino-Fraga. Not to be copied, used, or Tevilled without explicit written permission from the copyright owner.

Objectives

- · Perform single-byte-unsigned arithmetic add and subtract operations.
- Perform multi-byte unsigned arithmetic add and subtract operations.
- Compare single-byte and multi-byte numbers (=,<=, <, >)
- · Perform single-byte and multi-byte signed arithmetic add and subtract operations.
- Perform Binary to BCD and BCD to Binary conversion.

Lecture 14: Microcomputer Integer Arithmetic I Copyright © 2009-2023, Jesus Calvino-Frags. Not to be copied, used, or revised without explicit written permission from the copyright owner.

10

Unsigned-byte (8 bit) addition Adding decimal numbers, by hand: 4 4 LSD + 5 5 9 9 MOV A, #44 **ADD** A, #55 Adding binary numbers, by hand: LSB 0 0 1 0 1 1 0 0 (44) $+ \ \ \, 0\ \ \, 0\ \ \, 1\ \ \, 1\ \ \, 0\ \ \, 1\ \ \, 1\ \ \, 1\ \ \, 1\ \ \, ^{(55)}$ 0 1 1 0 0 0 1 1 (99) Copyright © 2009-2022, Jesus Calvino-Fraga. Not to be copied, used, or 16/4fed without explicit written permission from the copyright owner.

Unsigned-byte (8 bit) addition

Add the content of R0 and R1 and store it in R7:

MOV A, R0 ADD A. R1 MOV R7, A

Add the content of memory locations 50 and 51, and save the result in location 52:

> **MOV A, 50 ADD** A, 51 MOV 52, A

Lecture 14: Microcomputer Integer Arithmetic I

Unsigned-byte (8 bit) subtraction numbers, by hand: 5 5 LSD CLR C _ 4 4 MOV A, #55 SUBB A, #44 Subtract binary numbers, by hand: 0 0 1 0 1 1 0 0 (55) $0 \quad 0 \quad 1 \quad 1 \quad 0 \quad 1 \quad 1 \quad 1 \quad {}^{(44)}$ $0 \quad \overline{0 \quad 0 \quad 0 \quad 1 \quad 0 \quad 1 \quad 1}^{(11)}$ Copyright © 2009-2022, Jesus Calvino-Fraga. Not to be copied, used, or 16/4fed without explicit written permission from the copyright owner.

Unsigned-byte (8 bit) subtraction

Subtract the content of R0 and R1 and store it in R7:

MOV A, R0 CLR C SUBB A, R1 MOV R7, A

Subtract the content of memory locations 60 and 61, and save the result in register DPL:

MOV A, 60 CLR C SUBB A, 61

MOV DPL, A
Lecture 14: Microcomputer Integer Arithmetic I


3

Unsigned multi-byte addition / subtraction and the Carry / Borrow flag

- · We can handle integers of more than 8 bits by cascading addition/subtraction operation and use the carry/borrow flag.
- The MCS-51 have instructions to add both with carry and without carry, but it can only subtract with borrow!
 - ADD
 - ADDC
 - SUBB

Lecture 14: Microcomputer Integer Arithmetic I

Copyright © 2009-2023, Jesus Calvino-Fraga. Not to be copied, used, or Tevilled without explicit written permission from the copyright owner.



16-bit addition

In MCS-51 Assembly language:

```
mov a, #low(2047)
add a, #low(322)
mov b, a ; save low result in reg. b
mov a, #high(2047)
addc a, #high(322)
```

'high' and 'low' are assembler directives that take the upper or lower 8 bits of a 16-bit number.

> Lecture 14: Microcomputer Integer Arithmetic I Copyright © 2009-2022, Jesus Calvino-Frags. Not to be copied, used, or 16villed without explicit written permission from the copyright owner.

16-bit addition

In MCS-51 Assembly language:

```
mov a, #0FFH
add a, #42H
mov b, a ; save low result in req. b
addc a, #01H
```

Same as the previous slide, but you need to convert the numbers 2047 and 322 to hex (or binary!) and write them down in the program. Windows 'calc' is very handy for this!

> Lecture 14: Microcomputer Integer Arithmetic I Copyright © 2009-2022, Jesus Calvino-Frags. Not to be copied, used, or revised without explicit written permission from the copyright owner.

4 5

32-bit addition

· Add the two 32 bit numbers located at RAM memory addresses 30H and 34H and store the result at XRAM address 100H.

NOTE: For regular internal memory we use the MOV instruction. For expanded memory we use the MOVX instruction.

Copyright © 2009-2023, Jesus Calvino-Fraga. Not to be copied, used, or 16/45ed without explicit widen permission from the copyright owner.

12

32-bit addition

- · Add the two 32 bit numbers located at RAM memory addresses 30H and 34H and store the result at XRAM address 100H.
- · Now, let us use assembler directives and indirect addressing (@R0, @R1, and @DPTR) in a compilable program:

Copyright © 2009-2023, Jesus Calvino-Fraga. Not to be copied, used, or Noticed without explicit written permission from the copyright owner.

7

First try: brute force!

```
mov a, 30H
add a, 34H
mov dptr, #100H
movx @dptr, a
mov a, 31H
addc a, 35H
inc dptr
movx @dptr, a
```

mov a, 32H addc a, 36H inc dptr movx @dptr, a mov a, 33H addc a, 37H inc dptr movx @dptr, a

32-bit addition

```
\tt Add32.asm: shows how to add two 32-bit numbers at RAM addresses 30H and 34H and place result at XRAM address 100H
org 0000H
ljmp myprogram
DSEG at 30H
Num1: DS
Num2: DS
XSEG at 100H
                    DS
Result:
                     Lecture 14: Microcomputer Integer Arithmetic I
                                                                                        14
```

32-bit addition CSEG Myprogram: MOV SP, #07FH (Make Numl=55555555H for testing MOV RO, #8Vuml L1: mov (RO, #8Vuml L1: mov (RO, #8Vuml+4, L1 (Make Numl=66666666H for testing MOV RI, #8Vum2 L2: mov (RI, #6GH cjne RI, #Num2 L2: mov (RI, #8Vum2 L2: mov RI, #8Vum2 MOV RI, #8Vum2 L2: Lature 14: Morocompute integer Arithmetic I Lecture 14: Morocompute integer Arithmetic I Lecture 14: Morocompute integer Arithmetic I

```
Clr c
mov R2, #4
; Add the bytes, one by one
L3: mov A, @RO
addc A, @RI
movx @dptr, A
inc RO
inc RI
inc dptr
djnr R2, L3
; Done! Loop forever
forever:
jmp forever
END

Lecture 14: Microcomputer integer Arithmetic I

Comput END Lecture 14: Microcomputer integer Arithmetic I

Comput END Lecture I A Lecture
```

```
In MCS-51 Assembly language:

clr c; the 'carry' is also the 'borrow'!
mov a, #low(14096)
subb a, #low(4128)
mov b, a; save low result in register b
mov a, #high(3710H)
subb a, #high(1020H)

14096=3710H=00110111100010000B
4128=1020H=0001000000100000B

Lecture 14: Mcrocomputer Integer Arithmetic 1

18
```

8

```
32-subtraction...

clr c
mov a, 30H
subb a, 34H
mov dptr, #100H
movx @dptr, a
mov a, 31H
subb a, 35H
inc dptr
movx @dptr, a
mov a, 33H
subb a, 37H
inc dptr
movx @dptr, a

subb a, 37H
inc dptr
movx @dptr, a

19

Lecture 14: Microcomputer Integer Arithmetic | 19
```

```
32-bit subtraction...

Simply modify the example given above for 32-bit addition:

clr c
mov R2, #4
; Subtract the bytes, one by one
L3: mov A, gR0
subb A, gR1
movx gdptr, A
inc R0
inc R1
inc dptr
djnr R2, L3
; Done! Loop forever
forever:
jmp forever
END

Lecture 14: Microcomputer Integer Arithmetic 1

Cetty 2000 Mills Mills and Separation to Resignation 2
```

Comparing numbers

- We use single or multi-byte subtraction to compare two numbers:
 - If the result of the subtraction is zero: minuend = subtrahend.
 - If the result of the subtraction is not zero: minuend ≠ subtrahend.
 - If 'borrow' set: minuend < subtrahend.
 - If no 'borrow' set: minuend >= subtrahend.
- To check, we use the 'zero' and 'carry' flags and the instructions: JZ, JNZ, JC, and JNC.

Lecture 14: Microcomputer Integer Arithmetic I

Copyright © 2000-2022, Jesus Calvino-Traga, Not to be copied, used, or
Machine-Training Arithmetic Copyright Cannot.

21

9

11

Are two 16-bit numbers Equal?

```
A 16-bit number is stored in R0 and R1, where R0 is the LSB. Write the assembly code to check if the stored number is 1000.
```

```
clr c
mov a, #low(1000)
subb a, R0
jnz NotEqual
mov a, #high(1000)
subb a, R1
jnz NotEqual
sjmp Equal
```

'NotEqual' and 'Equal' are labels somewhere else in the program.

Lecture 14: Microcomputer Integer Arithmetic I

Copyright © 2009-2022, Jesus Cabino-Fraga. Not to be copied, used, or revised without explicit written permission from the copyright center.

Copyright © 2009-2022, Jesus Cabino-Fraga. Not to be copied, used, or revised without explicit written permission from the copyright owner.

Number1 > Number2? Number1 is stored in R0 and R1, where R0 is the LSB. Number2 is stored at addresses 48H and 49H, where 48H is the LSB. clr c mov a, 48H subb a, R0 mov a, 49H subb a, R1 jc MyLabel ; jump if number1 > number2

```
Number1 < Number2?

Number1 is stored in R0 and R1, where R0 is the LSB. Number2 is stored at addresses 48H and 49H, where 48H is the LSB.

clr c
mov a, 48H
subb a, R0
mov a, 49H
subb a, R1
jnc MyLabel ; jump if number1 = number2?

on the other hand, this is a perfectly good (Number1 < Number2)

Lecture 14: Microcomputer Integer Arithmetic 1 24
```

Number1 < Number2? Number1 is stored in R0 and R1, where R0 is the LSB. Number2 is stored at addresses 48H and 49H, where 48H is the LSB. clr c mov a, R0 subb a, 48H mov a, R1 subb a, 49H jc MyLabel; jump if number1 < number2


13


15


Lecture 14: Microcomputer Integer Arithmetic I


Copyright © 2009-2022, Jesus Calvino-Frags. Not to be copied, used, or 16villed without explicit written permission from the copyright owner.


12











Signed Integer Addition Write the assembly code to add two 16-bit signed numbers at RAM addresses 20H-21H and 30H-31H and save the result in R0-R1. mov A, 21H add A, 31H mov R1. A mov A, 20H addc A, 30H

Lecture 14: Microcomputer Integer Arithmetic I

mov RO, A

Copyright © 2009-2022, Jesus Calvino-Fraga. Not to be copied, used, or *Noticed without explicit written permission from the copyright owner.

34

17

19

Signed Integer Subtraction

Exactly the same as signed addition. Just get the 2's complement of the subtrahend before the addition!

Write the assembly code to subtract the signed 16-bit number at addresses 30H-31H from the 16-bit signed number at RAM addresses 20H-21H. Save the result in

```
mov A, 31H
mov A, 31H
cpl A
add A, #1
mov R1, A
mov A, 30H
cpl A
addc A, #0
mov R0, A
                                                                           mov A, 21H
add A, R1
mov R1, A
mov A, 20H
addc A, R0
```

Lecture 14: Microcomputer Integer Arithmetic I Copyright © 2009-2022, Jesus Calvino-Frags. Not to be copied, used, or revised without explicit written premission from the copyright owner.

16

Binary to BCD Conversion Registers, counters, addresses, numbers, etc. in the microcontroller are represented in binary. People like to work-with decimal numbers! Also, it is very easy to convert BCD to ASCII; mov R1, #91H; BCD number mov a, R1 swap a anl a, #0FH orl a, #30H; ASCII "9" is #39H mov 50H, a mov a, R1 anl a, #0FH orl a, #30H; ASCII "1" is #31H mov 51H, a symbols in displays, terminals, and printers Copyright © 2009-2023, Jesus Calvino-Fraga. Not to be copied, used, or 16/45ed without explicit widen permission from the copyright owner.

```
ASCII Table
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   | Dec | Ho Cit | Peru | Chr | Dec | Ho Cit | Hon | Chr | Dec | Ho Cit | Hon | Chr | Dec | Ho Cit | Hon | Chr | Dec | Ho Cit | Hon | Chr | Dec | Ho Cit | Hon | Chr | Dec | Ho Cit | Hon | Chr | Dec | Ho Cit | Hon | Chr | Dec | Ho Cit | Hon | Chr | Dec | Ho Cit | Hon | Chr | Dec | Ho Cit | Hon | Chr | Dec | Ho Cit | Hon | Chr | Dec | Ho Cit | Hon | Chr | Dec | Hon | Chr | Chr | Dec | Hon | Chr | Chr | Chr | Dec | Hon | Chr | 
ge_thOut_Char

0 0000 MR (mail)

1 000 300 (retait of heating)

2 0 000 MR (mail)

2 0 000 MR (mail)

3 0 000 MR (mail)

3 0 000 MR (mail)

3 0 000 MR (mail)

4 000 MR (mail)

5 0 00 MR (mail)

5 0 00 MR (mail)

6 00 MR (mail)

7 7 000 MR (mail)

8 0 MR (mail)

8 0 MR (mail)

9 0 MR (mail)

10 0 MR (m
```

Binary to BCD conversion of 8-bit numbers in the 8051

```
; Eight bit number to convert passed in acc.
  Result in r1.r0
Bin2BCD_8bit:
          mov b, #100
         mov r1, a ; Save hundreds mov a, b ; Remainder is it
                           ; Remainder is in register b
          mov b, #10
          div ab
          swap a
          mov r0, a : Save tens and ones
                  Lecture 14: Microcomputer Integer Arithmetic I
                      Copyright © 2009-2022. Jesus Calvino-Fraga. Not to be copied, used, or 
Yevified without explicit written permission from the copyright owner.
```

Binary to BCD Conversion: the double dabble algorithm

```
1. BIN: <u>0</u>1011011 BCD=000
   Multiply BDC by two and add the underlined bit: BCD=(000+000+0)=000
2. BIN: 01011011 BCD=000
```

Multiply BDC by two and add the underlined bit: BCD=(000+000+1)=001

3. BIN: 01<u>0</u>11011 BCD=001 Multiply BDC by two and add the underlined bit: BCD=(001+001+0)=002

4. BIN: 010<u>1</u>1011 BCD=002 Multiply BDC by two and add the underlined bit: BCD=(002+002+1)=005

> Lecture 14: Microcomputer Integer Arithmetic I Copyright © 2009-2023, Jesus Calvino-Frags. Not to be copied, used, or revised without explicit written permission from the copyright owner.

Binary to BCD Conversion: the double dabble algorithm 5. BIN: 0101<u>1</u>011 BCD=005 Multiply BDC by two and add the underlined bit: BCD=(005+005+1)=011 6. BIN: 01011<u>0</u>11 BCD=011 Multiply BDC by two and add the underlined bit: BCD=(011+011+0)=022 7. BIN: 010110<u>1</u>1 BCD=022 Multiply BDC by two and add the underlined bit: BCD=(022+022+1)=045 8. BIN: 01011011 BCD=045 Multiply BDC by two and add the underlined bit: BCD=(045+045+1)=091 Final result is 91 Lecture 14: Microcomputer Integer Arithmetic I

Multiply a BCD number by 2.

Copyright © 2009-2022, Jesus Calvino-Frags. Not to be copied, used, or Yellied without explicit written permission from the copyright owner.

- · If the processor supports addition of BCD numbers then add the BCD number to
- If the processor DOES NOT support addition of BCD numbers:
 - Add 3 (0011B) to each BCD digit > 4 (0100B).
 - Shift Left one bit.

Copyright © 2009-2022, Jesus Calvino-Frags. Not to be copied, used, or revised without explicit written permission from the copyright owner.

20

22

BCD addition in the 8051: the "DA A" instruction.

- Function: Decimal Adjust Accumulator
- Description: DA adjusts the contents of the Accumulator to correspond to a BCD (Binary Coded Decimal) number after two BCD numbers have been added by the ADD or ADDC instruction. If the carry bit is set or if the value of bits 0-3 exceed 9, 06H is added to the accumulator. If the carry bit was set when the instruction began, or if 06H was added to the accumulator in the first step, 60H is added to the

accumulator. Page 2-59 of MCS-51 PROGRAMMERS GUIDE AND INSTRUCTION SET has more details about the works of this instruction!
Lecture 14: Microcomputer hietogr Arithmetic | 41

Copyright 6 2009-2022, Jesus Calvino-Frags. Not to be copied, used, or 16/46d without explicit writen permission from the copyright owner.

How to multiply a BCD by two if BCD addition is not available.

```
Multiply BCD number 3925 by 2:
0011 1001 0010 0101 BCD number to multiply by 2
0000 0011 0000 0011 Correction before left shift
0011 1100 0010 1000 Sum
0111 1000 0101 0000 Shift left
7 8 5 0
3925 * 2 = 7850
```

Copyright © 2009-2023, Jesus Calvino-Frags. Not to be copied, used, or revised without explicit written permission from the copyright owner.

21

23

16-bit binary to BCD ;Converts the hex number in R0-R1 to BCD;in R2-R3-R4 hex2bcd: mov R2, #0;Set BCD result to 00000 mov R3, #0 mov R4, #0 mov R5, #16;Loop counter. L0: mov a, R1 ;Shift R0-R1 left through carry rlc a mov R1, a mov a, R0 rlc a mov R0, a Continues... Copyright © 2009-2022. Jesus Calvino-Fraga. Not to be copied, used, or Yevified without explicit written permission from the copyright owner.

16-bit binary to BCD ; Perform bcd + bcd + carry ; using BCD numbers ; Perform bcd + bcd; using BCD numbers mov a, R4 addc a, R4 da a mov R4, a mov a, R3 addc a, R3 da a mov R3, a mov a, R2 addc a, R2 addc a, R2 addc a, R2 addc a, R2 mov R2, a djnz R5, L0 Copyright © 2009-2023, Jesus Calvino-Frags. Not to be copied, used, or revised without explicit written permission from the copyright owner.

BCD to Binary Conversion

- · We may need to convert to binary any number provided by humans!
- · Many chips work only with BCD numbers, for example Real Time Clocks (RTCs) often count in BCD only.
- · One way to convert to BCD to binary is by multiplying by ten (10) and adding a four bit number:

Copyright © 2009-2023, Jesus Calvino-Fraga. Not to be copied, used, or Noticed without explicit written permission from the copyright owner.

BCD to Binary Conversion for 8-bit binary numbers in the 8051.

- 1. BCD=137 BIN: 00000000 Multiply BIN by ten and add the underlined digit: BIN=((00000000*1010)+0001)=00000001
- 2. BCD=137 BIN: 00000001 Multiply BIN by ten and add the underlined digit: BIN=((00000001*1010)+0011)=00001101
- 3. BCD=137 BIN: 00001101 Multiply BIN by ten and add the underlined digit: BIN = ((00001101*1010)+0111)=10001001

Lecture 14: Microcomputer Integer Arithmetic I Copyright © 2009-2023, Jesus Calvino-Frags. Not to be copied, used, o revised without explicit writen permission from the copyright owner.

```
BCD to Binary Conversion for 8-bit
           binary numbers in the 8051.
  Convert a three digit BCD number (0 to 255) stored in R6-R7 to binary and save the result in R5.
         mov a, R6
mov b, #10
mul ab
mov R5, a
mov a, R7
swap a
anl a,#0fH
add a, R5
mov b, #10
mul ab
mov R5, a
                                                                     mov a, R7
anl a, #0fH
add a, R5
mov R5, a
                                    Copyright © 2009-2022. Jesus Calvino-Fraga. Not to be copied, used, or 
Yevified without explicit written permission from the copyright owner.
```

```
BCD to Binary Conversion for n-bit
                            binary numbers.
         Convert 205 to binary:
                205 ÷ 2 = 102 R = 1
                 102 ÷ 2 = 51 R = 0
51 ÷ 2 = 25 R = 1
25 ÷ 2 = 12 R = 1
                                                                       To convert BCD to binary
                                                                       we need to divide a BCD
number by two! This
algorithm works in
reverse from the double
dabble algorithm!!!
                  12 \div 2 = 6 \quad R = 0
6 \div 2 = 3 \quad R = 0
3 \div 2 = 1 \quad R = 1
                     1 ÷ 2 = 0 R = 1
          205 = 11001101B = 0CDH
                                Copyright © 2009-2023, Jesus Calvino-Frags. Not to be copied, used, or revised without explicit written permission from the copyright owner.
```

Divide BCD by two

- Shift the BCD number right by one
- · If the most significant bit of a BCD digit is one, subtract 3 to that digit.
- · The least significant bit of the least significant BCD digit is the remainder.

Lecture 14: Microcomputer Integer Arithmetic I Copyright © 2009-2022. Jesus Calvino-Fraga. Not to be copied, used, or Yevified without explicit written permission from the copyright owner.

Divide BCD by two

```
Divide BCD number 3925 by 2:
0011 1001 0010 0101 BCD number to divide by 2
0001 1100 1001 0010 Right shift
0000 0011 0011 0000 Correction
0001 1001 0110 0010 Subtract
 1 9 6 2
3925 / 2 = 1962, remainder=1
                 Copyright © 2009-2023, Jesus Calvino-Frags. Not to be copied, used, or revised without explicit written permission from the copyright owner.
```

24 25

```
16-bit BCD to binary
; bcd2hex: Converts the BCD number in R2-R3-R4 ; to binary in R0-R1 \,
rrc_and_correct:
rrc_and_correct:
    rrc a
    mov r6, psw; Save carry (it is changed by the add)
    jnb acc.7, nocor1
    add a, #(100H-30H); subtract 3 from packed BCD MSD
    nocor1:
    jnb acc.3, nocor2
    add a, #(100H-03H); subtract 3 from packed BCD LSD
    nocor2:
    mov psw. r6 : Bestore carry
          mov psw, r6 ; Restore carry ret
                                           Lecture 14: Microcomputer Integer Arithmetic I
                                                                                                                                                       51
                                                 Copyright © 2009-2023, Jesus Calvino-Fraga. Not to be copied, used, or 
16/45ed without explicit written permission from the copyright owner.
```

```
16-bit BCD to binary
mov R5, #16; Loop counter.
       ; Divide BCD by two clr c mov a, R2
       lcall rrc_and_correct
      lcall rrc_and_correct
mov R2, a
mov a, R3
lcall rrc_and_correct
mov R3, a
mov a, R4
lcall rrc_and_correct
mov R4, a
```

16-bit BCD to binary

```
;Shift RO-Rl right through carry mov a, RO rrc a mov RO, a mov A, Rl rrc a mov R1, a
 djnz R5, L0 ret
                                                                                                                                                                                        53
                                                    Copyright © 2009-2022. Jesus Calvino-Fraga. Not to be copied, used, or 
Yevified without explicit written permission from the copyright owner.
```

Exercises

- Write an assembly subroutine for the 8051 that checks if a 32-bit number stored in registers R0 to R3 is zero.
- Write the assembly equivalent of this piece of C code (the size of int is 2 bytes): unsigned int x, y;

[other code comes here]

unsigned char z;

```
if (x>y) z=0;
        else z=1:
                                      Lecture 14: Microcomputer Integer Arithmetic I
Assembly for this!
                                              Copyright © 2009-2023, Jesus Calvino-Frags. Not to be copied, used, or revised without explicit written permission from the copyright owner.
```

27



University of British Columbia Electrical and Computer Engineering Digital Systems and Microcomputers CPEN312

Lecture 15: Microcomputer Integer Arithmetic II

Dr. Jesús Calviño-Fraga
Department of Electrical and Computer Engineering, UBC
Office: KAIS 3024
E-mall: jesusc@ece.ubc.ca
Phone: (604)-827-5387

March 16, 2017

Objectives

- Perform multiplication and division.
- Understand and use the 'sjmp' and 'ljmp' instructions.
- Understand and use the 8051 stack.
- Understand and use the 'lcall' and 'ret' instructions.
- Understand and use the 'push' and 'pop' instructions.

Copyright © 2009-2017, Jesus Calvino-Fraga. Not to be copied, used, or Nivited without explicit written permission from the copyright owner.

Multiplication

- Most modern processors include a 'multiply' instruction.
- Multiplication can be implemented using the shift/rotate instructions.
- To multiply 8 bits in the 8051 we can just

MUL AB

Copyright © 2009-2017, Jeeus Calvino-Frags. Not to be copied, used or levisled without explicit written permason from the copyright owner.

Multiplication of Binary Numbers 1 0 0 1 ← Multiplicand = 9 0 1 1 Multiplier = 11 0 0 1 1 0 0 1 0 0 0 0 0 1 0 0 0 0 1 1 Final Product=99 It takes too much memory to store the partial products, so we add them as we go:

Multiplication of Binary Numbers 1 0 0 1 ← First partial product 0 0 1 — Second partial product 1 1 0 1 1 0 0 0 0 ← Third partial product 0 1 1 0 1 1 0 0 1 Fourth partial product 0 0 0 1 1 ← Final Product=99

Example: 16-bit Multiply

Write a program that multiplies the two 16-bit numbers 'Num1' and 'Num2'. Store the 32-bit result in 'Result'. Use the rotate left and right instructions to complete the program. Do not use the assembly instruction 'mul ab'.

In mat32.asm used in lab 6, uses a more efficient way of multiplying multi-byte numbers using the 'mul

Copyright © 2009-2017, Jesus Calvino-Fraga. Not to be copied, used, or Telvited without explicit written permassol from the copyright owner.

16-bit Multiply ; Mull6.asm: Multiplies 'Num1' by 'Num2'. Stores ; 32-bit result in 'Result'. \$MOD52 ljmp myprogram DSEG at 30H Numl: Num2 • DS Num2: Result: PartProd: Mult: DS DS DS Lecture 15: Microcomputer Integer Arithmetic II

```
16-bit Multiply
mvprogram:
                ; Load Num1 and Num2 with test values
                mov Num1, #low(300)
mov Num1+1, #logh(300)
mov Num2, #low(20)
mov Num2+1, #high(20)
                mov R3, #16 ; We have 16 partial products
               ;Copy the numbers to the work variables mov Mult, Numl
mov Mult+1, Numl+1
mov PartProd, Num2
mov PartProd+1, Num2+1
mov PartProd+2, #0
mov PartProd+3, #& discrecomputer integer Anthresic II
                                                   operight © 2009-2017, Jesus Cabino-Frags. Not to be copied, used, or
"Bivilled without explicit written permission from the copyright owner."
```

```
Jo-bit Multiply

/Initialize result to zero
clr a
mov Result, a
mov Result, a
mov Result+1, a
mov Result+2, a
mov Result+3, a

Multifloop:
//Shift the multiplicand right
clr c
mov a, Mult+1
rrc a
mov Mult+1, a
mov a, Mult
rrc a
mov Mult, a

// Add the Partial product to the result only if carry is set
jnc SkipAdd

Lecture 15: Microcomputer Integer Antithmetic II

Output 2000 000, Fred Chemicals More Resignation 9
```

```
16-bit Multiply

; Add the Partial product to the result
mov R2, #4
mov R0, #PartProd
mov R1, #Result
clr c

ALO:

mov a, @R0
addc a, @R1
mov @R1, a
inc R0
inc R1
djnz R2, ALO

SkipAdd:
djnz R3, ShiftLeft
sjmp forever

Lecure 15: Microcomputer Integer Arithmetic II
Compt 2000 800 Lance Community Note begapt, and 9
```

16-bit Multiply

Division

- Division (efficient division) is the most complicated of the arithmetic operations.
- The 8051 includes a function to divide 8-bit by 8-bit unsigned integers:

'div ab' divides register A by register B. A holds the quotient, B holds the remainder.

 Dividing bigger numbers requires the implementation of a multi-byte division algorithm:

Lecture 15: Microcomputer Integer Arithmetic II

Copyright 0 2009-2017, Jesus Calvino-Fraga, Not to be copied, used, or
Notice without explicit written permasson from the copyright owner.

6

n-bit division

5

 To perform division efficiently we can use repeated subtraction with the recursive formula:

$$P_{j+1} = P_j \times R - q_{n-(j+1)}D$$

P is the remainder R is the radix

q_m is the digit at position m
D is the denominator

ocomputer Integer Arithmetic II

13

Division Example 1

 Solve 3391 ÷ 17 using the algorithm from the previous slide. Used radix 10.

$$\frac{3391}{17} \rightarrow \frac{3391}{1700}, n = 3, R = 10$$

 $P = (3391 - (1) \times 1700) \times 10 = 16910 \rightarrow q_2 = 1$

 $P = (16910 - (9) \times 1700) \times 10 = 16100 \rightarrow q_1 = 9$

 $P = (16100 - (9) \times 1700) \times 10 = 8000 \rightarrow q_0 = 9$

Answer is: 199

Lecture 15: Microcomputer Integer Arithmetic II
Capyright 0.2009-2017, Janua Cabino-Fraga, Norto be copied, used, or

15

n-bit integer division algorithm

- If the denominator is zero finish with error!
- Shift the denominator left until the most significant digit (for a given radix) is different from zero. Make n=number_of_shifts +1.
- Repeat *n* times the recurrence formula:

$$P_{j+1} = (P_j - q_{n-(j+1)}D) \times R$$

If you repeat more than n times you'll get the fractions of the division.

Lecture 15: Microcomputer Integer Arithmetic II

Copyright 0.2006-2017, Jesus Calulno-Finga. Not to be copied, used, or
Notice without explicit written permission from the copyright owner.

Division Example

- Check the library "Math32.asm" used in Lab 6. The function "div32" implements the algorithm above.
- See if you can follow what "div32" does!

Lecture 15: Microcomputer Integer Arithmetic I

Chylright © 2006-2017, Janua Calulno-Fraga, Not to be capied, used, or

Wolfad without explicit writing permission from the capied stand.

16

8

simp (short jump)

- Requires two bytes: Opcode (80H) and 8-bit
- The jump address is an "offset" to the next instruction.
- The 8-bit operand is a two-complements signed number. We can jump forward 127 bytes or back 128 bytes counting from the instruction after the simp.
- All conditional jumps behave just like sjmp.
- Also know as a 'relative' jump.

Lecture 15: Microcomputer Integer Arithm

simp examples 001E 001E 00 24H+06H=2AH 001F 00 0020 00 nop 0021 00 0022 8006 nop sjmp L2 0024 80F8 sjmp L1 0F8H → 07+1 → -8: 0026 00 nop nop 26H-8H=1EH 0027 00 0028 00 nop 0029 00 nop 002A L2:

Conditional Jumps Mnemonic Opcod B C Function (PC) = (PC) + 2 IF (A) = 0 THEN (PC) = (PC) + rel JZ rel 2 2/3 (PC) = (PC) + 2 IF (A) ≠ 0 THEN (PC) = (PC) + rel 2 2/3 JNZ rel 70H (PC) + rel (PC) = (PC) + 2 IF (C) = 1 THEN (PC) = (PC) + rel 40H 2 2/3 JC rel (PC) = (PC) + 2 IF (C) ≠0 THEN (PC) = (PC) + rel 2 2/3 JNC rel 50H (PC) = (PC) + 3 IF (bit) = 1 THEN (PC) = (PC) + rel 3 3/4 JB bit, rel 20H (PC) = (PC) + 3 IF (bit) = 0 THEN (PC) = (PC) + rel JNB bit. rel 30H 3 3/4 JBC bit, rel 10H (PC) = (PC) + 3 IF (bit) = 1 THEN (bit) = 0 and (PC) = (PC) + rel

	Mnemonic	Opcode	В	С	Function
	CJNE A, direct, rel	B5H	3	3/4	Compare and jump if not equal rel
Ì	CJNE A, #data, rel	В4Н	3	3/4	Compare and jump if not equal rel
	CJNE Rn, #data, rel	B8H-BFH	3	3/4	Compare and jump if not equal rel
l	CJNE @Ri, #data, rel	B6H-B7H	3	3/4	Compare and jump if not equal rel
Ì	DJNZ Rn, rel	D8H-DFH	3	2/3	Decrement and Jump if not zero
Ì	DJNZ direct,rel	D5H	3	3/4	Decrement and Jump if not zero

9 10

limp (long jump)

- Can jump anywhere in the 64k code memory space.
- Requires three bytes: opcode (02H) + 16bit address:

0000 02001E limp myprogram 001B 021803 1jmp 1803H

'Icall' and 'ret' instructions

- The 'lcall' instructions pushes the address of the next instruction (16-bit, LSB first) into the stack and jumps to the address passed as an operand to the 'Icall' instruction.
- The ret instruction pops the address stored in the stack and then jumps to that address.
- The 'Icall' can call any address in the 64k code memory space. Works similarly to 'ljmp'...

The 8051 stack

- We need the stack to use the Icali instruction.
 The stack is an area of memory where variables can be stacked. It is a LIFO memory: the last variable you put in is the first variable that comes out.
- is the first variable that comes out.

 Special Function Register SP (stack pointer) points to the beginning of the stack. SP in the 8051 is incremented before it is used (for push), or used and them decremented (for pop).

 After reset, SP is set to 07H. If you have variables in internal RAM, any usage of the stack is likely to corrupt them. Solution: at the beginning of your program set the SP special function register so it points to free memory: mov SP, #7FH; Set the stack pointer to idata start

Copyright © 2009-2017, Jesus Caleino-Fraga. Not to be copied, used, or Wolfed without explicit written permassol from the copyright burner.

Push and Pop

- When the microcontroller executes a push into the stack it:
 - Increments the SP
 - b) Saves the value in the internal RAM location pointed by the SP.
- When the microcontroller execute a pop from the stack it:
- a) Retrieves the value from the internal RAM location pointed by the SP.
- b) Decrements the SP.
- As you may have suspected, the 8051 (as well as most other microprocessors!) have push and pop instructions.

12

```
Icall example
  ; Blinky.asm: blinks an LED connected to LEDRO $MODDEOCV
  :The clock in the CV-8052 is 33.3333MHz. (1 cycle=30ns)
JThe plock in the CV-8052 is 33.3333881z. (1 cycle=30ns)
WaitHalfSec:
mow R2, #90
L3: mow R0, #250
L1: djnz R0, L1: 3 machine cycles-> 3*30ns*250=22.5us
djnz R1, L2: ;22.5us*250=5.625ms
djnz R2, L3: ;5.625ms*90=0.506s (give or take)
                                               Copyright © 2009-2017, Jeeus Calvino-Frags. Not to be copied, used or 
revised without explicit written permission from the copyright owner.
```

```
Icall example
myprogram:
       mov SP, #7FH
       ; Turn off all LEDs...
        mov LEDRA, #0
       mov LEDRB, #0
MO:
       cpl LEDRA.0
        lcall WaitHalfSec
       sjmp M0
                           Copyright © 2009-2017, Jesus Calvino-Fraga. Not to be copied, used or
Williad without explicit written permission from the copyright owner.
```

Saving and Restoring Registers to/from the Stack using push and pop

- Before using the stack (Icall, push, pop) make sure you set the SP special function register.
- Popular registers to push/pop: ACC, DPL, DPH, PSW, R0 to R7.
- Pop registers from the stack in the **REVERSE** order you pushed them! Remember the stack is a LIFO.

Lecture 15: Microcomputer Integer Arithmetic II Copyright © 2009-2017, Jeeus Calvino-Fraga. Not to be copied, used or revised without explicit written permission from the copyright owner.

```
Push and Pop Example
         WasteTime:
                 push Acc
                 push B
                 push dpl
        mov Acc, #100
L3: mov B, #100
L2: mov dpl, #100
        L1: djnz dpl, L1
djnz B, L2
                 djnz Acc, L3
                pop dpl
pop B
                pop Acc
                Copyright © 2009-2017, Jesus Calvino-Fraga. Not to be copied, used or
Williad without explicit written permission from the copyright owner.
```

13 14

```
Common bug!
WasteTime:

push B

push Acc

push dpl

mov Acc, #100

L3: mov B, #100

L2: mov dpl, #100

L1: djnz dpl, L1; 3 bytes, 2 machine cycles

djnz B, L2

djnz Acc, L3

pop dpl

pop B

where is it?

pops are in the

woong order
                                                                      ─ Where is it?
                                                                                   pops are in the 
wrong order!
                                                                                                                                                 29
```

```
Push/Pop for R0 to R7
WaitHalfSec:
push AR0
push AR1
push AR2
                                                  push AR2
mov R2, #20
mov R1, #250
mov R1, #250
mov R0, #184
djmz R0, L1; 2 machine cycles-> 2*0.27126us*184*100us
djmz R1, L2; 100us*250=0.025s
djmz R2, L3; 0.025s*20=0.5s
pop AR2
pop AR1
pop AR2
pop AR1
pop AR1
pop AR1
pop AR2
pop AR1
pop AR1
pop AR1
pop AR2
pop AR1
pop AR2
pop AR1
pop AR3
po
                                                                                                                                                                                                                                                                                                                                                                                                                                The extra 'A' is for 'direct address' of register R0. This is only required for registers R0 to R7
                                                                                                                                                                                                                                                                                          Copyright © 2009-2017, Jesus Calvino-Frags. Not to be copied, used, or Telvised without explicit written permission from the copyright owner.
```

```
Stack Trace Example
                                                                   myprogram:
mov SP, #3PH
mov a, #10H
push acc
mov b, #0F0H
call a x b plus1
forever:
jmp forever
a x b plus1:
push acc
                                              1000 75813F 1003 7410 1005 C0E0 1007 75F0F0 100A 12100F 100D 80FE 100F C0E0 1011 C0F0 1013 A4 1014 04 1015 D0F0 1017 D0E0 1019 22
For the program
the stack values in
the space provided
when the execution
reaches the
                                                                         c_b_plus1:
  push acc
  push b
  mul ab
  inc a ; 		HERE!!!!
  pop b
  pop acc
  ret
indicated point in
code.
     Address 40H 41H 42H 43H 44H 45H 46H 47H
     Value
```

```
Stack Trace Example
                         myprogram:
mov SP, #3FH
mov a, #10H
push acc y
mp forever
a x, b_plusl:
push acc
push b
mul ab
inc a ; d HERE!!!!
pop b
cet
    1000 75813F
1003 7410
1005 COE0
1007 75F0F0
100A 12100F
100D 80FE
100F COE0
1011 COF0
1013 A4
1014 04
1015 DOF0
1017 DOE0
1019 22
                                                                                       - 2 bytes!
Address 40H 41H 42H 43H 44H 45H 46H 47H
                 ?? ?? ?? ?? ?? ??
```

16

Using a debugger (cmon51): PSILEVISIA DE SENDE SANDE SENDE SENDE SENTE SENT Lecture 15: Microcomputer Integer Arithmetic II Copyright © 2009-2017, Jeeus Calvino-Frags. Not to be copied, used or revised without explicit written permission from the copyright owner.

Using a debugger (cmon51): 1013: 4 ml ab PSSLPC9351: 9 PSSLPC9351: 9 PCSL034 A=00 PSN=04 B=05 IE=08 DPL=00 DPR=00 SP=44 REUBANK:0 RO=ff R1=f7 R2=ff R3=ff R4=58 R5=66 R6=ff R7=6b PSL04: 04 inc a : 04 inc a | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 |

Exercises

- Write an assembly program to multiply the 24-bit binary number stored in registers R2, R1, R0 (R0 is the least significant byte) by 10 (decimal). Save the result in R3, R2, R1, R0. Use the MUL AB instruction.
- Write an assembly program to find the approximate square root of a 16-bit number stored in registers DPH and DPL. Save the result to register R7. Tip: Use a binary search algorithm to find the square root quickly!

Lecture 15: Microcomputer Integer Arithmetic II Copyright 6 2009-2017, Jeeus Calvino-Fraga. Not to be copied, used, a felvilled without explicit withen permission from the copyright owner.

Exercises

- A common way of passing parameters to a function is via the stack. Modify the function **WaitHalfSec** so that it receives the number of half-seconds to wait in the stack (Note: this problem is not as trivial as it sounds. You may need to increment and/or decrement register SP to solve this problem)
- Most C programs pass parameters to functions via the stack. Also C programs use the stack to allocate automatic variables (local variables defined within the function). This works fine most of the time, but sometimes a condition commonly known as "stack overflow" occurs. Explain what causes "stack overflow".

Copyright © 2009-2017, Jeeus Calvino-Frags. Not to be copied, used, or feveled without explicit written permission from the copyright owner.

18



University of British Columbia Electrical and Computer Engineering Digital Systems and Microcomputers CPEN312

17

1

Lecture 16-17: Stack, Interrupts, **Timers**

Dr. Jesús Calviño-Fraga Department of Electrical and Computer Engineering, UBC Office: KAIS 3024 Phone: (604)-827-5387

April 6, 2022

Copyright © 2009-2022, Jesus Calulno-Fraga. Not to be copied, used, or "Nyllad without explicit written permission from the copyright owner."

The 8051 stack

- We need the stack to use the Icall instruction as well as

- Interrupts.

 The stack is an area of memory where variables can be stacked. It is a LIFO memory: the last variable you put in is the first variable that comes out.

 Special Function Register SP (stack pointer) points to the beginning of the stack. SP in the 8051 is incremented before it is used (for push), or used and them decremented (for pop).

 After reset, SP is set to 07H. If you have variables in internal RAM, any usage of the stack is likely to corrupt them. Solution: at the beginning of your program set the SP special function register so it points to free memory:

 mov SP. #TFH: Set the stack pointer to idata star. mov SP, #7FH; Set the stack pointer to idata start

Lecture 16-17: Stack, Interrupts, Tim Copyright © 2009-2022 Jesus Calvino-Frags. Not to be copied, used, 16villed without explicit written permission from the copyright owner.

Objectives

- · Understand and use the 8051 stack.
- · Understand and use the 'lcall' and 'ret' instructions.
- · Understand and use the 'push' and 'pop' instructions.
- · Setup and use Interrupts.
- · Understand and use Timers/Counters.

'Icall' and 'ret' instructions

- The 'lcall' instructions pushes the address of the next instruction (16-bit, LSB first) into the stack and jumps to the address passed as an operand to the 'Icall' instruction.
- The 'ret' instruction pops the address stored in the stack and then jumps to that address.
- The 'lcall' can call any address in the 64k code memory space. Works similarly to 'limp'...

Push and Pop

- When the microcontroller executes a push into the stack, it:
 - a) Increments the SP
 - Saves the value in the internal RAM location pointed by the SP.
- When the microcontroller executes a pop from the stack, it:
 - Retrieves the value from the internal RAM location pointed by the SP.
- b) Decrements the SP.
- The 8051 (as well as most other microprocessors!) have push and pop instructions.

Lecture 16-17: Stack, Interrupts, Timers

```
Icall example
     Blinky.asm: blinks an LED connected to LEDRO
 org 0000H
ljmp myprogram
JThe clock in the CV-8052 is 33.3333MHz. (1 cycle=30ns)
WaitHalfSec:
mov R2, #90
L3: mov R1, #250
L2: mov R0, #250
L1: djnz R0, L1; | 3 machine cycles-> 3*30ns*250=22.5us
djnz R1, L2; | 22.5us*250=5.625ms
djnz R2, L3; | 5.625ms*90=0.506s (give or take)
ret
                                                   A subroutine (or function) starts with a label and ends with a 'ret' or 'iret'.
                                               Lecture 16-17: Stack, Interrupts, Timers
```

Icall example

```
myprogram:
    mov SP, #7FH; Turn off all LEDs...
     mov LEDRA, #0
     mov LEDRB, #0
                                    Never jump into
M0:
                                      a subroutine!
     cpl LEDRA.0
     lcall WaitHalfSec
     sjmp M0
END
                  Lecture 16-17: Stack, Interrupts, Timers
```

Saving and Restoring Registers to/from the Stack using push and pop

- · Before using the stack (Icall, push, pop) make sure you set the SP special function register.
- Popular registers to push/pop: ACC, DPL, DPH, PSW, R0 to R7 (using their addresses: AR0 to
- Pop registers from the stack in the **REVERSE** order you pushed them! Remember the stack is a LIFO.

Lecture 16-17: Stack, Interrupts, Timers

3

```
Push and Pop Example
       WasteTime:
              push Acc
              push B
              push dpl
              mov Acc, #100
       L3: mov B, #100
       L2: mov dpl, #100
       L1: djnz dpl, L1
djnz B, L2
              djnz Acc, L3
              pop dpl
pop B
              pop Acc
             Lecture 16-17: Stack, Interrupts, Timers
              Copyright © 2009-2022, Jesus Calvino-Fraga. Not to be copied, used, 
"Netled without explicit written permission from the copyright owner.
```

```
Common bug!
WasteTime:

push B

push Acc

push dpl

L3: mov B, $100

L2: mov dpl, $100

L1: djnz dpl, L1; 3 bytes, 2 machine cycles

djnz B, L2

djnz Acc, L3

pop dpl

pop B

Where is it'

pops are in the

wrong order!
                                                                                                                                                                    10
```

WaitHalfsec: push AR0 push AR1 push AR1 push AR2 mov R2, #20 L3: mov R1, #250 L2: mov R0, #184 L1 djnz R0, L1; 2 machine cycles-> 2*0.27126us*184=100us djnz R1, L2; 100us*250=0.025s djnz R2, L3; 0.025s*20=0.5s pop AR2 pop AR1 pop(AR0 ret ** The extra 'A' is for 'direct address' of register R0. This is only required for registers R0 to R7 Lecture 16-17: Stack, Interrupts, Timers

Interrupts

Copyright © 2009-2022, Jesus Calulno-Fraga. Not to be copied, used, or "Nyllad without explicit written permission from the copyright owner."

- 'Interrupts' are a means of executing subroutines automatically without using the 'call' instruction. The only difference is that the subroutine that is automatically called must end with 'reti' instead of 'reti'.
- Associated with external logic that requires CPU
- attention on command.
- Interrupt uses:


5

- Handshake I/O thus preventing CPU from being tied up.
- Providing a way to handle some errors: illegal opcodes, dividing by 0, power failure, etc.

6

Getting the CPU to perform periodic tasks: generate square waves, keep time of day, measure frequency, etc.
 Waking up the processor when in low power mode.

Lecture 16-17: Stack, Interrupts, Timers



Interrupts

 Most processors provide a way of enabling / disabling all maskable interrupts. For the 8051:

clr EA ;Disable interrupts setb EA ;Enable interrupts

- Some other interrupts are non-maskable and they MUST be serviced. For example, the X86 has the "Non-Maskable Interrupt" NMI.
- Maskable interrupts can be enabled/disabled individually. For the 8051 use register IE:

Lecture 16-17: Stack, Interrupts, Timers
Copyright © 2009-2022. Jesus Calino-Fraga. Not to be copied, used, or revised wheat explicit writes permission from the copyright carear.

IE: INTERRUPT ENABLE REGISTER. (Address A8H) EA EC ET2 ES ET1 EX1 ET0 EX0 Name Description ole Bit: EA = 1 interrupt nterrupt Enable Bit: EA = 1 erviced, EA = 0 interrupt se Breakpoint Enable bit. (CV-8052) ET2 Timer 2 Interrupt Enable. (8052) ES Serial Port Interrupt Enable ET1 Timer 1 Overflow Interrupt Enable EX1 External Interrupt 1 Enable. ET0 Timer 0 Overflow Interrupt Enable EX0 External Interrupt 0 Enable. Lecture 16-17: Stack, Interrupts, Timers

Interrupt Service Routines (ISR) Vectors

 The 8051 will Icall to an specific memory location when an interrupt occurs. They are different for different 8051 variants. For the CV-8052 this are the interrupts supported and their vector addresses:

Interrupt source	Address
External 0	0003H
Timer 0	000BH
External 1	0013H
Timer 1	001BH
Serial port	0023H
Timer 2	002BH

Lecture 16-17: Stack, Interrupts, Timers

Copyright © 2009-2022, Jesus Calvino-Fraga. Not to be copied, used, or revised without explicit written permission from the copyright owner.

8

10

7

Interrupt Service Routines (ISR) Vectors

- Notice that there are only 8 bytes available between vectors. Not enough for a decent ISR, but more than enough for a *ljmp* instruction!
- IF you enable a particular interrupt, there **MUST** be an ISR, or your program **WILL** crash. A fool proof code technique is to setup all the ISR vectors and place a *reti* (return from interrupt) instruction for those that are not used (next example).
- In assembly language you can use the "org" directive to set an ISR vector.
- To return from an ISR use the *reti* instruction. To return from a normal routine use the *ret* instruction.

Lecture 16-17: Stack, Interrupts, Timers

Copyright 0,000-0002, Joseph Chairlon-Fraga, Nick to the copyright used, or
Neidlad without emplois widthin permissed then the copyright used.

Example 1 (cont.) ; External interrupt 1 org 13h reti ; Timer 1 interrupt org 1bh reti ; Serial port interrupt org 23h reti ; Timer 2 interrupt org 2bh reti ; Dummy program, just to compile and see... myprogram: myprogram: mov RI, #00H ; do something sjmp myprogram END Lecture 16-17: Stack, Interrupts, Timers **Cought Limit Timers **C

Example 1 ; Basic interrupt setup ; We need the register definitions for the 8052: \$MOD52 org 0h lymp myprogram ; Interrupt Service Routines (see page 2-12 of MCS-51 bible) ; Notice that there is not much space to put code between ; service routines, but enough to put a lymp! org 3h reti pummy ISRs org 0bh reti WARNING: org directives must be sequential! Locium 16-17: Slado, Interrupts, Times "MARNING: Marning and personals have be approached" **TATE OF MARNING: Times 18

Example 2: Enable timer 0 interrupt and setup an ISR myprogram: (Finable timer 0 mov a, 7800 mov a, 7800 mov 780, 800 mo


```
Example 2: use a limp to go to the ISR

; Timer 0 interrupt org Obh
    1/mp timerO_ISR

; Other ISR vectors come here! (Not shown to save space)
; Actual ISR for timer 0. timerO_ISR:
    cpl P1.1
    reti
```

Saving and Restoring Registers in the Stack

- If your ISR routine uses a register, you must make sure that it will remain unmodified before returning to the interrupted program.
- As mentioned before you use the instructions push/pop to save/restore registers to/from the stack.
- Additionally, you could use one of four available register banks in your ISR.

Lecture 16-17: Stack, Interrupts, Timers

23

8051's Timers/Counters

- The original 8051 has only two timers/counters: 0 and 1.
- Newer 8051 microcontrollers usually have:
 - 1. The 8051 timers/counters: timers 0 and 1
 - 2. The 8052 timer/counter: timer 2
 - 3. Additional timers (3, 4, 5, etc.) Not available in the CV-8052.
 - The Programmable Counter Array (PCA). Not available in the CV-8052, but very common in many other processors.
- Let us begin with timers 0 and 1:

Lecture 16-17: Stack, Interrupts, Timers

2

12

14

11

Timer 0 and Timer 1 Operation Modes (Section 3-10 of MCS-51 manual)

- Timer 0 and 1 have four modes of operation:
 - Mode 0: 13-bit timer/counter (compatible with the 8048 microcontroller, the predecessor of the 8051). Do not use this mode; use mode 1 instead!
 - Mode 1: 16-bit timer/counter.
- Mode 2: 8-bit auto reload timer counter.
- Mode 3: Special mode 8-bit timer/counter (timer 0 only). (I have never used it!)
- Timer 1 can be used as baud rate generator for the serial port. Some 8051/8052 microcontrollers have a dedicated baud rate generator.

Lecture 16-17: Stack, Interrupts, Timers

Copyright © 2009-2022-1989 Calvino Frage. Not to be copied, used, or holded defroit explicit offers permission from the opyright care.

25


TCON: timer/counter control register. (Address 88H)


TF1	Т	R1	TF)	TR0	IE1	IT1	IE0	IT0	
Bit		Na	me	De	escriptio	on			\neg	
7	7 TF1 Timer 1 overflow flag.									
6		Т	R1	Timer 1 run control.						
5		Т	F0	Timer 0 overflow flag.						
4		Т	R0	Timer 0 run control.						
3		18	1	Interrupt 1 flag.						
2		ľ	Γ1	Interrupt 1 type control bit.						
1		10	= 0	Interrupt 0 flag.						
0		Γ	Γ0	Int	errupt 0 ty	ype contro	ol bit.			


Lecture 16-17: Stack, Interrupts, Timers


27


TMOD timer/counter mode control register (Address 89H)











Timer/Counter 2 (Page 3-12 of MCS51 manual)

- It is a 16-bit timer/counter.
- It has four modes of operation:
 - Capture
 - Auto-reload
 - Baud rate generation
 - Programmable clock out (not implemented in CV-8052)


Lecture 16-17: Stack, Interrupts, Timers


16

18

15







Example: Time Delay Using a Timer

- To use a timer to implement a delay we need to:
 - Initialize the timer: use TMOD SFR.
 - Load the timer: use THx and TLx.
 - Clear the timer overflow flag: TFx=0;
 - Start the timer: Use TRx.
 - Check the timer overflow flag: Use TFx.

For the registers above 'x' is either '0' for timer 0, or '1' for timer 1.

Lecture 16-17: Stack, Interrupts, Timers


Time Delay Using a Timer

· Implement a 10 ms delay subroutine using timer 0. Assume the routine will be running in a CV-8052 soft processor.

First, we have to find the divider (TH0, TL0) needed for a 10 ms delay...

Lecture 16-17: Stack, Interrupts, Timers

Copyright © 2009-2022, Jesus Calvino-Frags. Not to be copied, used, o Noticed without explicit written permission from the copyright owner.



Calculating TH0 and TL0 33.3333MHz/ Rate= $\frac{712}{2^{16} - [THn, TLn]} = \frac{712}{65536 - [THn, TLn]}$ $[THn,TLn]=65536-\frac{2.77777MHz}{Posts}=65536-\frac{2.77777MHz}{(1/10ms)}=37758$ Rate (1/10ms) Maximum delay achievable? Rate= $\frac{\text{CLK}/12}{2^{16} - [\text{THn,TLn}]} = \frac{2.777777MHz}{65536 - [\text{THn,TLn}]}$ [THn,TLn]=0 Rate= $\frac{2.777777MHz}{42.39Hz} = 42.39Hz \rightarrow 23.59ms$

```
Time Delay Using Timer 0
Wait10ms:
; Initialize the timer
         ; Initialize the timer
mov a, TM000
; Initialize the timer
mov a, TM000
ani a, #11110000B; Clear bits for timer 0, keep bits for timer
orl a, #0000001B; GATE=0, C/T*=0, M1=0, M0=1: 16-bit timer
mov TM0D, a
clr TR0; Disable timer
; Load the timer [TH0, TL0]=65536-(27777777/(1/10E-3))
mov TR0, #bigh(37758)
mov TL0, #bigh(37758)
mov TL0, #bigh(37758)
clr TF0; Clear the timer flag
setb TR0; Enable timer 0

+10mm L0:
            jnb TFO, Wait10ms_LO ; Wait for overflow ret
```

Lecture 16-17: Stack, Interrupts, Timers

19

```
Time Delay Using Timer 0
; Let the Assembler do the calculation for us! XTAL equ 3333333 FREQ equ 100; 1/100Hz=10ms RELOAD_TIMERO_10ms equ 65536-(XTAL/(12*FREQ))
Wait10ms:
; Initialize the timer
mov a, 7M90
and a, #11100008; Clear bits for timer 0, keep bits for timer 1
orl a, #00000018; GATE=0, c/7*=0, M1=0, M0=1: 16-bit timer 1
           orl a, #00000001B; GATE=0, C/T*=C
mov TMOD, a
clr TRO; Disable timer 0
mov THO, #high(RELOAD_TIMERO_10ms
mov TLO, #low(RELOAD_TIMERO_10ms)
clr TFO; Clear the timer flag
setb TRO; Enable timer 0
**TOME TRO:
           tlOms_LO:
jnb TFO, WaitlOms_LO ; Wait for overflow
ret
                                                      Lecture 16-17: Stack, Interrupts, Timers
                                                       Copyright © 2009-2022 Jesus Calvino-Fraga. Not to be copied, used, or 
Yevilled without explicit written permission from the copyright owner.
```

```
CV-8052 Pin Assignments
```

I/O ports in the 8051/CV-8052

- · The Input/Output (I/O) pins are accessed using SFRs P0, P1, P2, P3. They are all bit addressable.
- To use the I/O as output pins configure them with the PxMOD register (not bit addressable). 1' makes the pin an output. For example to set P0.1 as output:


orl P0MOD, #00000010B

· Check the manual of the processor you are using to configure the pins:

> Lecture 16-17: Stack, Interrupts, Timers Copyright © 2009-2022, Jesus Calvino-Fraga. Not to be copied, used, or 14vited without explicit written permission from the copyright owner.

20

22



Always check the manual!

Bits 2y+1.2y MODERy[1:0]: Port x configuration bits (y = 0.15)
These bits are written by software to configure the I/O mod00: Input mode (reset state)
01: General purpose output mode
10: Alternate function mode

These bits are written by software to configure the I/O moi 00: Input mode 01: General purpose output mode 10: Alternate function mode

For the STM32Fxx:

For the STM32Lxx:

Initialize pin PA0 as output in the STM32Fxx:

GPIOA->MODER |= 0x00000001;
Initialize pin PA0 as output in the STM32Lxx:

GPIOA->MODER = (GPIOA->MODER & 0xffffffc) | 0x00000001;

Lecture 16-17: Stack, Interrupts, Timers

45

Exercises

- A common way of passing parameters to a function is via the stack. Modify the function WaitHalfSec so that it receives the number of half-seconds to wait in the stack. (Note: this problem is not as trivial as it sounds. You may need to increment and/or decrement register SP to solve this problem)
- Most C programs pass parameters to functions via the stack. Also C programs use the stack to allocate automatic variables (local variables defined within the function). This works fine most of the time, but sometimes a condition commonly known as "stack overflow" occurs. Explain what causes "stack overflow".

Lecture 16-17: Stack, Interrupts, Timers

Exercises

- Write an Interrupt service routine for timer 0 that generates a 1 kHz square wave in pin P0.0 of the CV-8052 processor.
- Write an interrupt service routine for timer 2 that increments a two digit BCD counter displayed in the 7-segment displays HEX1 and HEX0 of the CV-8052 every second. Make sure that the ISR for this question and the ISR from the previous question can run concurrently in the same processor.

Lecture 16-17: Stack, Interrupts, Timers

47

Exercises

- Write a one second delay function using timer 1. This function will run in a CV-8052 with a 33.33MHz clock.
- Program profiling is used to find the usage of resources by a piece of code (a subroutine, for example). A profile value often needed is execution time. Show how to use timer 0 to find out the execution time of a subroutine.

Lecture 16-17: Stack, Interrupts, Timers

48

24

23

 From the examples given in this lecture, explain how to use the timer overflow flag to measure frequencies higher than 65535 Hz while using a 1-second time interval.

Exercises

Lecture 16-17: Stack, Interrupts, Timers

Copyright 9 2003-2002; Janua Califord Fraga, Not to be copied, used. of

49



University of British Columbia Electrical and Computer Engineering Digital Systems and Microcomputers CPEN312

Lecture 18: Memory in the 8051 Microcontroller

Dr. Jesús Calviño-Fraga P.Eng.
Department of Electrical and Computer Engineering, UBC
Office: KAIS 3024
E-mail: [esusc@ece.ubc.ca
Phone: (604)-827-5387

March 30, 2022


Lecture 18: Memory in the 8051 Microcontroller Spyright 6 2003-2022 Jesus Calvino-Frags. Not to be copied, used : Welled without explicit writen permission from the copyright owner. 1


Objectives

- Understand the differences and uses of bit, data, idata, xdata, and code memory in the 8051 microcontroller.
- Use the appropriate assembly instruction for each type of memory.
- Define variables using assembly code in the bit, data, idata, xdata, and code memory spaces.
- · Use code memory to create look-up tables.


Lecture 18: Memory in the 8051 Microcontroller

Copyright 6 2009-2022, Jesus Calvino-Frags. Not to be copied, used, swited without explicit writen permission from the copyright owner.





RAM Types RAM (Random Access Memory): Dynamic: Ultra dense, but need to be refreshed periodically or the content will fade away. One memory cell is basically a capacitor! Not used very often with small/inexpensive microcontrollers. Static: Not as dense, but simpler to use. One memory cell is basically a flip-flop.





"RAM" memory: Address Bus Ocode Tetch Bus Data Data Bus Data Address Bus Ocode "RAM" memory: 128 or 256 bytes Address Bus Ocode "RAM" memory: 256 to 64k bytes License 15 Manory in the 805 Memorandar "Guest 2880 Still-area (Seed-Stan), bit to busper and the "


ROM

- ROM (Read Only Memory): can only be read by the microcontroller.
- Usually 'Flash'. Cheap, big, fast, and reliable! DO NOT BUY MICROCONTROLLERS WITHOUT BUILT-IN FLASH MEMORY.

Lecture 18: Memory in the 8051 Microcontroller Copyright © 2009-2022, Jesus Calvino-Frags. Not to be copied, used, o sovided without explicit written permission from the copyright owner.







Direct addressable memory

- If address < 80H: the target is general purpose RAM.
- If address ≥ 80H: the target is Special Function Registers

```
mov 30H, #0AH; Move number 0AH to RAM 30H
mov 80H, #04H; Move number 04H to SFR 80H (P0)
mov P0, #04H; Move number 04H to SFR 80H (P0)
```

Indirectly addressable memory

Write a program that clears (set to zero) 32 consecutive bytes from internal RAM starting at address 70H.

```
mov RO, #70H; Starting address we want to clear mov R7, #32; How many bytes we want to clear L1:

mov @RO, #0; Set memory pointed by RO to zero inc RO; Point to the next byte djnz R7, L1; Repeat as many times as needed
```

Copyright © 2009-2022. Jesus Calvino-Fraga. Not to be copied, used, or Notified without explicit written permission from the copyright owner.

Expanded RAM

- In the original 8051 expanded (or external) RAM was only available as additional memory chips. Up to 64k!
- Newer 8051's may include some built in expanded RAM.
- Expanded RAM can only be accessed indirectly (via a pointer) using the MOVX instruction.
- The MOVX instruction uses either the DPTR (DPL, DPH), R0, or R1 as indexes.

Lecture 18: Memory in the 8051 Microcontroller Copyright 6 2003-2022, Jesus Calvino-Frags. Not to be copied, used, or seviced without explicit writen permission from the copyright owner. 16

Bit Addressable SFRs

• If the address of a SFR ends in "0" or "8", the bits of the SFR are bit addressable.

```
orl 80H, #04H; Set bit 2 of SFR 80H (P0)
orl P0, #04H; Set bit 2 of SFR 80H (P0)
setb P0.2; Set bit 2 of SFR 80H (P0)
setb 82H; Set bit 2 of SFR 80H (P0)
orl DPH, #0xf; DPH is at address 83H, not bit addressable
```

Indirectly addressable memory

- All the data memory in the 8051 is indirectly addressable.
- The SFRs are not indirectly addressable.
- To indirectly access memory we use the indexing registers R0 and R1.

Lecture 18: Memory in the 8051 Microcontroller Copyright © 2009-2022, Jesus Calvino-Frags. Not to be copied, used, or revised without explicit written permission from the copyright owner. 14

Expanded RAM Access

Write a program that sets 50H bytes from expanded memory at address 80H to 255

```
mov A, #0FFH ; Value we want to set the memory to mov DPTR, #128 ; Starting address we want to set mov R0, #50H ; How many bytes we want to set the memory to starting address we want to set the memory to set inc DPTR ; Set memory pointed by R0 to zero inc DPTR ; Point to the next memory location djnz R0, X1 ; Repeat as many times as needed
```

Some 8051's derivatives have two DPTR registers to simplify memory access. Check the data sheet for 'dual data pointers'.

Remember: 80H=128, 0FFH=255

Lecture 18: Memory in the 8051 Microcontroller

Copyright 6 2009-2022 Jesus Calvino-Fraga. Not to be copied, used, or MVBed without explicit wides permission from the copyright owner.

Code Memory

- Code memory can only be accessed indirectly using the MOVC instruction.
- The MOVC instruction uses either the DPTR (DPL, DPH), or the accumulator as indexes.
- Very useful when working with look-up tables!
- · We can only READ from code memory.

Lecture 18: Memory in the 8051 Microcontroller Copyright 6 2009-2022, Jesus Calvino-Frags. Not to be copied, used, o revised without explicit written permission from the copyright owner.

```
Code Memory Access

Write a program to copy 8 bytes from code memory at address 1000H to data memory at address AOH

; Copy from code memory to data memory mov DPTR, #1000H; Source address in code memory mov RO, #AOH; Destination address in data memory mov RO, #AOH; # of bytes we want to copy

C1:

clr A

move A, @A+DPTR; Read from code memory
mov @RO, A; Copy to data memory!
inc DPTR; Foint to next byte in code memory
inc RO; Foint to next byte in data memory
djnz R2, C1; Repeat as many times as needed
```

Defining Variables in Assembly Source Code

- Use the segment directives (BSEG, DSEG, ISEG, XSEG, CSEG) to select bit, data, idata, xdata, or code memory.
- Use the origin directive override (AT) to set the beginning of the segment.
- USE the space allocation directives (DS, DBIT, DB, DW) to define the variables or their values.

Copyright 9 2009-2022, Jesus Calvino-Fraga. Not to be copied, used, or sevised without suplicit written permission from the copyright owner.

Defining Variables in Assembly Source Code

```
; Defining xdata variables
XSEG at 80H

Sum: ds 2
Adjust: ds 20
; Defining constants in code memory
CSEG at 1000H

Message: db 'Hello there_'
db Oah, Odh ; ASCII code for nl/cr
db 0
```

Defining Variables in Assembly

Source Code

: Defining variables in data memory

; Defining bit variables BSEG

ALARM: dbit 1 ONOFF: dbit 1

COUNT_HIGH: ds 1 COUNT_LOW: ds 1 COUNT: ds 2

Lookup tables: some references

- Art of Assembly: http://webster.cs.ucr.edu/AoA/DOS/ch09/CH09-7.html
- · Google: "Wikipedia lookup table"
- Google: "8051 lookup table"

Lecture 18: Memory in the 8051 Microcontroller Capyright 6 2002-2022, Jesus Calvino-Fraga. Not to be copied, used, or World of without explicit wides permission from the copyright owner.

UBC

University of British Columbia
Electrical and Computer Engineering
Digital Systems and Microcomputers
CPEN312

I/O Ports in the 8051

Dr. Jesús Calviño-Fraga P.Eng.
Department of Electrical and Computer Engineering, UBC
Office: KAIS 3024

E-mail: jesusc@ece.ubc.ca Phone: (604)-827-5387

April 8, 2020

I/O ports in the 8051

Copyright © 2009-2020, Jesus Calvino-Fraga. Not to be copied, used, or revised without explicit written permission from the copyright owner.

Example: 7-segment conversion

Objectives

- Perform digital I/O (input/output) using the 8051.
- Use 7-segment displays to show numbers (again!).
- Read push buttons.
- Understand and solve the problem of contact bounce.
- · Using the oscilloscope to test assembly code.
- I/O examples

I/O ports in the 8051

Copyright © 2009-2020, Jesus Calvino-Fraga. Not to be copied, used, or revised without explicit written permission from the copyright owner.

Internal 8051 I/O ports

- The standard 8051 has FOUR 8-bit bidirectional I/O ports.
- To use a pin on the original 8051 as an input you MUST first write a '1' to it.
- To use a pin on the CV-8052 as an output you MUST configure that pin as an output. (This is what most modern microcontrollers do!)
- All standard I/O pins are bit and byte addressable. For example:

setb P1.0 clr P2.7 mov P0, #0C0H

 All I/O pins may serve multiple functions. For example P3.4 can also be used as the input for Timer 0 (original 8051).

I/O ports in the 8051

Copyright © 2009-2020, Jesus Calvino-Fraga. Not to be copied, used, or revised without explicit written permission from the copyright owner.

Configuring the Ports for Input/Output

- Newer 8051 variants have ports that can handle more current, but they need to be configured first.
- For example, to configure the ports in the CV-8052 soft processor we use SFRs P0MOD, P1MOD, P2MOD, and P3MOD:

mov P0MOD, #00000010b; Make P0.1 output mov P1MOD, #0ffH; All pins of P1 are now outputs mov P2MOD, #00001111b; P2.0 to P2.3 outputs, P2.4 to P2.7 inputs

Port Connector in the CV-8052 using Terasic's DE0-CV

	JP1					2	
LCD_DATA[0]	1	2	LCD_DATA[1]	P0.0	1	2	P0.1
LCD_DATA[2]	3	4	LCD_DATA[3]	P0.2	3	4	P0.3
LCD_DATA[4]	5	6	LCD_DATA[5]	P0.4	5	6	P0.5
LCD_DATA[6]	7	8	LCD_DATA[7]	P0.6	7	8	P0.7
LCD_EN	9	10	LCD_RS	P1.0	9	10	P1.1
5 V	11	12	GND	5 <i>V</i>	11	12	GND
LCD_RW	13	14	TXD	P1.2	13	14	P1.3
LCD_ON	15	16	RXD	P1.4	15	16	P1.5
$FL_DQ[0]$	17	18	$FL_DQ[1]$	P1.6	17	18	P1.7
$FL_DQ[2]$	19	20	$FL_DQ[3]$	P2.0	19	20	P2.1
$FL_DQ[4]$	21	22	$FL_DQ[5]$	P2.2	21	22	P2.3
FL_DQ[6]	23	24	$FL_DQ[7]$	P2.4	23	24	P2.5
FL_RST_N	25	26	FL_WE_N	P2.6	25	26	P2.7
FL_OE_N	27	28	FL_CE_N	P3.0	27	28	P3.1
3.3V	29	30	GND	3.3V	29	30	GND
TDO	31	32	TDI	P3.2	31	32	P3.3
TCS	33	34	TCK	P3.4	33	34	P3.5
Not used	35	36	Not used	P3.6	35	36	P3.7
T0	37	38	T1	INT0	37	38	INT1
T2	39	40	T2EX	Not Used	39	40	Not used

I/O ports in the 8051

Copyright © 2009-2020, Jesus Calvino-Fraga. Not to be copied, used, or revised without explicit written permission from the copyright owner.


Expanding the Internal Ports

- If you need more digital I/O there are basically two options with modern microcontrollers:
 - Use SPI or I²C peripherals. Works great and nowadays you can get interesting SPI or I²C peripherals at very low cost!
 - Use digital logic to expand the available ports.
 Latches and shift registers seem to be the favorites.


I/O ports in the 8051

Copyright © 2009-2020, Jesus Calvino-Fraga. Not to be copied, used, or revised without explicit written permission from the copyright owner.

Example1: Expanding the Internal Ports



74HC374




I/O ports in the 8051

Copyright © 2009-2020, Jesus Calvino-Fraga. Not to be copied, used, or revised without explicit written permission from the copyright owner.

Expanding the Internal Ports

```
Write_to_Latches:
     ; Configure P0 and P2
    mov POMOD, #0FFH ; All outs
    mov P2MOD, #03H; P2.0, P2.1 out
     ; Write R2 to U2
                                                        P2.0
    mov P0, R2
     ...Strobe the value into U2
    clr P2.0
    setb P2.0
     Write R3 to U3
    mov P0, R3
                                                            t?
     ; Strobe the value into U3
     clr P2.1
    setb P2.1
                                                             f=33.33MHz, 1 clock
     ret
                                                             per cycle, two cycle
                                                             instruction: 60ns
                                I/O ports in the 8051
                      Copyright © 2009-2020, Jesus Calvino-Fraga. Not to be copied, used, or revised without explicit written permission from the copyright owner.
```

P2.0



I/O ports in the 8051

Copyright © 2009-2020, Jesus Calvino-Fraga. Not to be copied, used, or revised without explicit written permission from the copyright owner.


Example 2: Writing to Seven Segment LED displays

 Add two 7-segment LED displays to ports 0 and 3 of the CV-8052 microcontroller. The clock of the microcontroller has a frequency of 33.33MHz and it takes one clock period per machine cycle. Write a program to increment a counter approximately every second from 00 to 59 (in BCD). When the count reaches 60 reset it to zero and keep going.

I/O ports in the 8051


Copyright © 2009-2020, Jesus Calvino-Fraga. Not to be copied, used, or revised without explicit written permission from the copyright owner.

7-Segment Display



Copyright © 2009-2020, Jesus Calvino-Fraga. Not to be copied, used, or revised without explicit written permission from the copyright owner.

7-segment display look-up table




Zero is on!

#	dp	g	f	е	d	С	b	а	HEX
0									,
1									
2									
3					-				_
4									
5									
6									
7									
8									
9									

I/O ports in the 8051

Copyright © 2009-2020, Jesus Calvino-Fraga. Not to be copied, used, or revised without explicit written permission from the copyright owner.

Example 2: Writing to 7-Segment LED displays



Copyright © 2009-2020, Jesus Calvino-Fraga. Not to be copied, used, or revised without explicit written permission from the copyright owner.

Example 2: code

```
$MODDE0CV
org 0
   ljmp mycode
; Look-up table...
mytable:
    DB 0C0H, 0F9H, 0A4H, 0B0H, 099H
    DB 092H, 082H, 0F8H, 080H, 090H
Wait1Sec:
;33.33MHz, 1 clock per cycle: 0.030us
    mov R2, #180
L3: mov R1, #250
L2: mov R0, #250
L1: djnz R0, L1 ; 3 machine cycles-> 3*30ns*250=22.5us
    djnz R1, L2 ; 22.5us*250=5.625ms
    djnz R2, L3 ; 5.625ms*180=1s (approximately)
    ret
```

I/O ports in the 8051

Copyright © 2009-2020, Jesus Calvino-Fraga. Not to be copied, used, or revised without explicit written permission from the copyright owner.

Example 2: code

```
mycode:
    mov SP, #7FH
    mov POMOD, #0FFH
    mov P3MOD, #0FFH
    mov B, #0 ; counter
    mov dptr, #mytable
forever:
; Display MSB
    mov A. B
    swap A
    anl A, #OFH
    movc A, @A+dptr
    mov PO, A
; Display LSB
    mov A, B
    anl A, #OFH
    movc A, @A+dptr
    mov P3. A
```

I/O ports in the 8051

Copyright © 2009-2020, Jesus Calvino-Fraga. Not to be copied, used, or revised without explicit written permission from the copyright owner.

Example 2: code

```
; Do the one second delay
lcall Wait1Sec
; Increment counter (register B) and convert to BCD
mov A, B
add A, #1
da A
mov B, A
; Check if count is 60
cjne A, #060H, forever
mov B, #0
sjmp forever
END
```

I/O ports in the 8051

Copyright © 2009-2020, Jesus Calvino-Fraga. Not to be copied, used, or revised without explicit written permission from the copyright owner.


Example 3: Reading Push Buttons

- Before using a pin for input we need to configure it:
 - Original 8051: Write '1' to the pin to be used as input.
 - Newer 8051s: configure the pin as input using designated SFRs.
- In the original 8051 and almost all modern derivatives any pin can be used as output or input.
- In the 8051, pins in the same port can be independently used as inputs or outputs. For example pin P0.0 can be used as input, while P0.1 can be used as output!

I/O ports in the 8051

Copyright © 2009-2020, Jesus Calvino-Fraga. Not to be copied, used, or revised without explicit written permission from the copyright owner.


Example 3: Reading Push Buttons




I/O ports in the 8051

Copyright © 2009-2020, Jesus Calvino-Fraga. Not to be copied, used, or revised without explicit written nemission from the convictor owner.

Problem: Contact Bounce




Software De-bouncing



Example 4: Logic IC testing.

The circuit in the figure below can be used to verify that a 74HC02 integrated circuit (IC) operates correctly. The 74HC02 IC consists of four 2-input NOR gates. Write a subroutine for the CV-8052 processor that tests the IC after push button PB1 is pressed and then released (no de-bouncing needed). Additionally, the subroutine should: configure the input and output pins, apply power to the IC, test all possible input/output combinations and either turn the green LED on if the IC passes all the tests or the red LED on if the IC fails any test. The subroutine should set the power pin as well as all of the IC inputs to zero before returning so that the IC can be removed safely from the circuit after the tests are completed.



Other ICs that can be easily tested

- 74HC86
- 74HC32
- 74HC02
- 74HC00
- 74HC0874HC04
- 74HC74
- 74HC73
- . . .

- 74HC138
- 74HC139
- 74HC257
- 74HC259
- 74HC4051
- 74HC4052
- 74HC4053

16-pin ICs

14-pin ICs

I/O ports in the 8051
Copyright © 2009-2020, Jesus Calvino-Fraga. Not to be copied, used, or

Example 4: Logic IC testing.

 Pins that are outputs from the CV-8052, inputs to the IC:

P0.1, P2.0, P0.3, P2.1, P2.2, P0.4, P2.3, P0.6, P2.5, P2.6, P2.7

 Pins that inputs to the CV-8052, outputs from the IC:

P0.0, P0.2, P0.5, P0.7, P2.4

Example 4: Logic IC testing.

```
Test_NOR_IC:
    mov POMOD, #01011010b
    mov P2MOD, #11101111b

jb P2.4, $ : Wait for PB1 press
    mov P2, #11100000B ; Power on, red LED off, green LED off
jnb P2.4, $ : Wait for PB1 release

; 0 nor 0 = 1
    clr P0.1
    clr P0.1
    clr P2.0
    jnb P0.0, error_NOR
    clr P0.3
    clr P2.1
    jnb P0.2, error_NOR
    clr P0.2
    jnb P0.5, error_NOR
    clr P2.3
    clr P2.3
    clr P0.6
    jnb P0.7, error_NOR
```

I/O ports in the 8051

Copyright © 2009-2020, Jesus Calvino-Fraga. Not to be copied, used, or revised without explicit written permission from the copyright owner.


Example 4: Logic IC testing.

```
; 1 nor 0 = 0
setb P0.1
clr P2.0
jb P0.0, error_NOR
setb P0.3
clr P2.1
jb P0.2, error_NOR
setb P0.4
clr P2.2
jb P0.5, error_NOR
setb P2.3
clr PO.6
jb P0.7, error_NOR
; 0 nor 1 = 0
clr PO.1
setb P2.0
jb P0.0, error_NOR
clr P0.3
 setb P2.1
jb P0.2, error_NOR
clr P0.4
setb P2.2
jb P0.5, error_NOR
clr P2.3
clr P2.3
setb P0.6
jb P0.7, error_NOR
//O ports in the 8051
           Copyright © 2009-2020, Jesus Calvino-Fraga. Not to be copied, used, or revised without explicit written permission from the copyright owner.
```

Example 4: Logic IC testing.

```
; 1 nor 1 = 0
setb P0.1
setb P2.0
jb P0.0, error_NOR
setb P0.3
setb P2.1
jb P0.2, error_NOR
setb P0.4
setb P0.4
setb P0.4
setb P0.6
setb P0.7, error_NOR
setb P2.2
jb P0.5, error_NOR
setb P2.3
setb P0.6
jb P0.7, error_NOR
clr P2.5; Success, all tests pass
sjmp done
error_NOR:
clr P2.6; At least one test fails
done:
anl P0, #10100101B; Set all the IC inputs to zero
anl P2, #11110000B; Set all the IC inputs to zero
clr P2.7; Turn power off
ret
```

Example 5: Generating a square wave with Timer 0 ISR



I/O ports in the 8051 Copyright © 2009-2020, Jesus Calvino-Fraga. Not to be copied, used, or revised without explicit written permission from the copyright owner.

Example 5: Generating a square wave with Timer 0 ISR

```
$MODDE0CV
org 0
    ljmp mycode
org 0bh
    ljmp Timer0_ISR
Init Timer 0:
    anl TMOD, #0F0H; Mask the bits of timer 0
    orl TMOD, #01H ; Mode 1
    clr TF0
                      ; Overflow flag=0
    mov THO, #0xff ; Interrupt immediately
mov TLO, #0xff ; Interrupt immediately
                      ; Enable overflow interrupt
    setb ET0
    setb EA
                      ; Enable global interrupts
    setb TR0
                      ; Start timer/counter 0
    ret
                          I/O ports in the 8051
```

Copyright © 2009-2020, Jesus Calvino-Fraga. Not to be copied, used, or revised without explicit written permission from the copyright owner.

Example 5: Generating a square wave with Timer 0 ISR

```
CLK EQU 33333333

FREQU_OUT EQU 1000

TIMER_0_RELOAD EQU (65536-(CLK/(12*(FREQU_OUT*2))))

Timer0_ISR:
    clr TF0 ; Not needed for timer 0
    mov TLO, #low(TIMER_0_RELOAD)
    mov THO, #high(TIMER_0_RELOAD)
    cpl P0.0
    reti
```

I/O ports in the 8051

Copyright © 2009-2020, Jesus Calvino-Fraga. Not to be copied, used, or revised without explicit written permission from the copyright owner.

Example 5: Generating a square wave with Timer 0 ISR

```
mycode:
    mov SP, #7FH
    clr a
    mov LEDRA, a
    mov LEDRB, a


mov POMOD, #00000001B; Make P0.0 output
    lcall Init_Timer_0

forever:
    sjmp forever
```

I/O ports in the 8051

Copyright © 2009-2020, Jesus Calvino-Fraga. Not to be copied, used, or revised without explicit written permission from the copyright owner.

P0.0 output



I/O ports in the 8051

Copyright © 2009-2020, Jesus Calvino-Fraga. Not to be copied, used, or revised without explicit written permission from the copyright owner.

Exercises

- The CV-8052 soft processor has six 7-segment displays accessible through SFRs HEX0 to HEX5. Write an assembly clock program that displays the time of day as hours, minutes, and seconds.
- Modify the program from the previous exercise so that the hour, minute, and second displays can be set using push buttons KEY1, KEY2, and KEY3. De-bounce the push buttons!
- Add two extra 7-segment displays to the CV-8052 connected to ports P0 and P1. Write a program that displays the 8 digits of your student number using P1, P0, HEX5, HEX4, HEX3, HEX2, HEX1, and HEX0.

I/O ports in the 8051

Copyright © 2009-2020, Jesus Calvino-Fraga. Not to be copied, used, or revised without explicit written permission from the copyright owner.