

#### InvenSense Inc.

1745 Technology Drive, San Jose, CA 95110 U.S.A. Tel: +1 (408) 988-7339 Fax: +1 (408) 988-8104 Website: www.invensense.com Document Number: DS-000166

Revision: 1.0

Release Date: 09/01/2016

# ICM-20607 Product Specification Revision 1.0



Document Number: DS-000166 Revision: 1.0 Release Date: 09/01/2016

# **TABLE OF CONTENTS**

T.	ABLE C	OF FIGURES	6
T.	ABLE C	OF TABLES	7
1	DOC	UMENT INFORMATION	8
	1.1	REVISION HISTORY	8
	1.2	PURPOSE AND SCOPE	9
	1.3	PRODUCT OVERVIEW	9
	1.4	APPLICATIONS	9
2	FEAT	TURES	10
	2.1	GYROSCOPE FEATURES	10
	2.2	ACCELEROMETER FEATURES	10
	2.3	ADDITIONAL FEATURES	10
3	ELEC	CTRICAL CHARACTERISTICS	11
	3.1	GYROSCOPE SPECIFICATIONS	11
	3.2	ACCELEROMETER SPECIFICATIONS	12
	3.3	ELECTRICAL SPECIFICATIONS	13
	3.4	I2C TIMING CHARACTERIZATION	17
	3.5	SPI TIMING CHARACTERIZATION	18
	3.6	ABSOLUTE MAXIMUM RATINGS	19
4	APPI	LICATIONS INFORMATION	20
	4.1	PIN OUT DIAGRAM AND SIGNAL DESCRIPTION	20
	4.2	TYPICAL OPERATING CIRCUIT	21
	4.3	BILL OF MATERIALS FOR EXTERNAL COMPONENTS	22
	4.4	BLOCK DIAGRAM	23
	4.5	OVERVIEW	23
	4.6	THREE-AXIS MEMS GYROSCOPE WITH 16-BIT ADCS AND SIGNAL CONDITIONING	24
	4.7	THREE-AXIS MEMS ACCELEROMETER WITH 16-BIT ADCS AND SIGNAL CONDITIONING	24
	4.8	I2C AND SPI SERIAL COMMUNICATIONS INTERFACES	24
	4.9	Self-Test	26
	4.10	CLOCKING	27
	4.11	SENSOR DATA REGISTERS	27
	4.12	FIFO	27
	4.13	INTERRUPTS	27
	4.14	DIGITAL-OUTPUT TEMPERATURE SENSOR	27



Document Number: DS-000166 Revision: 1.0 Release Date: 09/01/2016

	4.15	BIAS AND LDOS	27
	4.16	CHARGE PUMP	28
	4.17	STANDARD POWER MODES	28
5	PRO	GRAMMABLE INTERRUPTS	29
	5.1	Wake-on-Motion Interrupt	30
6	DIGIT	TAL INTERFACE	31
	6.1	I2C AND SPI SERIAL INTERFACES	31
	6.2	I2C Interface	31
	6.3	I2C COMMUNICATIONS PROTOCOL	31
	6.4	I <sup>2</sup> C TERMS	34
	6.5	SPI INTERFACE	35
7	ASSE	EMBLY	36
	7.1	ORIENTATION OF AXES	36
	7.2	PACKAGE DIMENSIONS	37
8	PAR	F NUMBER PACKAGE MARKING	39
9		RONMENTAL COMPLIANCE	
		STER MAP	
11	I REGI	STER DESCRIPTIONS	44
	11.1 TEMPE	REGISTER 04 – GYROSCOPE LOW NOISE TO LOW POWER OFFSET SHIFT AND GYROSCOPE OFF RATURE COMPENSATION (TC) REGISTER	
	11.2 TEMPE	REGISTER 05 – GYROSCOPE LOW NOISE TO LOW POWER OFFSET SHIFT AND GYROSCOPE OFF RATURE COMPENSATION (TC) REGISTER	
	11.3 TEMPE	REGISTER 07 – GYROSCOPE LOW NOISE TO LOW POWER OFFSET SHIFT AND GYROSCOPE OFF	
	11.4 TEMPE	REGISTER 08 – GYROSCOPE LOW NOISE TO LOW POWER OFFSET SHIFT AND GYROSCOPE OFF	
	11.5 TEMPE	REGISTER 10 – GYROSCOPE LOW NOISE TO LOW POWER OFFSET SHIFT AND GYROSCOPE OFF	-
	11.6 TEMPE	REGISTER 11 – GYROSCOPE LOW NOISE TO LOW POWER OFFSET SHIFT AND GYROSCOPE OFF	
	11.7	REGISTERS 13 TO 15 – ACCELEROMETER SELF-TEST REGISTERS	46
	11.8	REGISTER 19 – X-GYRO OFFSET ADJUSTMENT REGISTER – HIGH BYTE	46
	11.9	REGISTER 20 – X-GYRO OFFSET ADJUSTMENT REGISTER – LOW BYTE	47
	11.10	REGISTER 21 – Y-GYRO OFFSET ADJUSTMENT REGISTER – HIGH BYTE	47
	11.11	REGISTER 22 – Y-GYRO OFFSET ADJUSTMENT REGISTER – LOW BYTE	47
	11.12	REGISTER 23 – Z-GYRO OFFSET ADJUSTMENT REGISTER – HIGH BYTE	47
	11 13	REGISTER 24 – 7-GYRO OFFSET ADJUSTMENT REGISTER – LOW BYTE	48



Document Number: DS-000166 Revision: 1.0 Release Date: 09/01/2016

11.14	REGISTER 25 – SAMPLE RATE DIVIDER	48
11.15	REGISTER 26 – CONFIGURATION	48
11.16	REGISTER 27 – GYROSCOPE CONFIGURATION	50
11.17	REGISTER 28 – ACCELEROMETER CONFIGURATION	50
11.18	REGISTER 29 – ACCELEROMETER CONFIGURATION 2	50
11.19	REGISTER 30 – GYROSCOPE LOW POWER MODE CONFIGURATION	52
11.20	REGISTER 32 – WAKE-ON MOTION THRESHOLD (X-AXIS ACCELEROMETER)	53
11.21	REGISTER 33 – WAKE-ON MOTION THRESHOLD (Y-AXIS ACCELEROMETER)	53
11.22	REGISTER 34 – WAKE-ON MOTION THRESHOLD (Z-AXIS ACCELEROMETER)	53
11.23	REGISTER 35 – FIFO ENABLE	54
11.24	REGISTER 54 – FSYNC INTERRUPT STATUS	54
11.25	REGISTER 55 – INT/DRDY PIN / BYPASS ENABLE CONFIGURATION	54
11.26	REGISTER 56 – INTERRUPT ENABLE	55
11.27	REGISTER 57 – FIFO WATERMARK INTERRUPT STATUS	56
11.28	REGISTER 58 – INTERRUPT STATUS	56
11.29	REGISTERS 59 TO 64 – ACCELEROMETER MEASUREMENTS	56
11.30	REGISTERS 65 AND 66 – TEMPERATURE MEASUREMENT	58
11.31	REGISTERS 67 TO 72 – GYROSCOPE MEASUREMENTS	58
11.32	REGISTERS 80 TO 82 – GYROSCOPE SELF-TEST REGISTERS	59
11.33	REGISTERS 83 TO 90 – ENGINEERING ID REGISTERS	60
11.34	REGISTER 96-97 – FIFO WATERMARK THRESHOLD IN NUMBER OF BYTES	61
11.35	REGISTER 104 – SIGNAL PATH RESET	61
11.36	REGISTER 105 – ACCELEROMETER INTELLIGENCE CONTROL	62
11.37	REGISTER 106 – USER CONTROL	62
11.38	REGISTER 107 – POWER MANAGEMENT 1	63
11.39	REGISTER 108 – POWER MANAGEMENT 2	63
11.40	REGISTER 112 – I2C INTERFACE	64
11.41	REGISTER 114 AND 115 – FIFO COUNT REGISTERS	64
11.42	REGISTER 116 – FIFO READ WRITE	65
11.43	REGISTER 117 – WHO AM I	65
11.44	REGISTERS 119, 120, 122, 123, 125, 126 ACCELEROMETER OFFSET REGISTERS	66
12 USE	NOTES	
12.1	TEMPERATURE SENSOR DATA	68
12.2	ACCELEROMETER-ONLY LOW-NOISE MODE	68



Document Number: DS-000166 Revision: 1.0 Release Date: 09/01/2016

12.3	ACCELEROMETER LOW-POWER MODE	68
12.4	SENSOR MODE CHANGE	68
12.5	TEMP SENSOR DURING GYROSCOPE STANDBY MODE	68
12.6	GYROSCOPE MODE CHANGE	68
12.7	POWER MANAGEMENT 1 REGISTER SETTING	68
12.8	UNLISTED REGISTER LOCATIONS	69
12.9	CLOCK TRANSITION WHEN GYROSCOPE IS TURNED OFF	69
12.10	SLEEP MODE	69
12.11	NO SPECIAL OPERATION NEEDED FOR FIFO READ IN LOW POWER MODE	69
12.12	GYROSCOPE STANDBY PROCEDURE	69
13 USE	NOTES	71
13.1	ACCELEROMETER-ONLY LOW-NOISE MODE	71
13.2	ACCELEROMETER LOW-POWER MODE	71
13.3	SENSOR MODE CHANGE	71
13.4	TEMP SENSOR DURING GYROSCOPE STANDBY MODE	71
13.5	GYROSCOPE MODE CHANGE	71
13.6	POWER MANAGEMENT 1 REGISTER SETTING	71
13.7	UNLISTED REGISTER LOCATIONS	71
13.8	CLOCK TRANSITION WHEN GYROSCOPE IS TURNED OFF	72
13.9	SLEEP MODE	72
13.10	NO SPECIAL OPERATION NEEDED FOR FIFO READ IN LOW POWER MODE	72
13.11	GYROSCOPE STANDBY PROCEDURE	72
14 REFE	RENCE	73



Document Number: DS-000166 Revision: 1.0 Release Date: 09/01/2016

# **Table of Figures**

Figure 1 I2C Bus Timing Diagram	17
Figure 2 SPI Bus Timing Diagram	
Figure 3 Pin out Diagram for ICM-20607 2.5x3.0x0.91mm LGA	
Figure 4 ICM-20607 LGA Application Schematic (I2C Operation)	
Figure 5 ICM-20607 LGA Application Schematic (SPI Operation)	
Figure 6 ICM-20607 Block Diagram	
Figure 7 ICM-20607 Solution Using I <sup>2</sup> C Interface	
Figure 8 ICM-20607 Solution Using SPI Interface	
Figure 9 START and STOP Conditions	
Figure 10 Acknowledge on the I <sup>2</sup> C Bus	
Figure 11 Complete I <sup>2</sup> C Data Transfer	
Figure 12 Typical SPI Master/Slave Configuration	
Figure 13 Orientation of Axes of Sensitivity and Polarity of Rotation	36



Document Number: DS-000166 Revision: 1.0 Release Date: 09/01/2016

# **Table of Tables**

Table 1. Gyroscope Specifications	11
Table 2. Accelerometer Specifications	12
Table 3. D.C. Electrical Characteristics	13
Table 4. A.C. Electrical Characteristics	15
Table 5. Other Electrical Specifications	
Table 6 I <sup>2</sup> C Timing Characteristics	17
Table 7 SPI Timing Characteristics (10MHz Operation)	18
Table 8 Absolute Maximum Ratings	19
Table 9 Signal Descriptions	20
Table 10 Bill of Materials	22
Table 11 Standard Power Modes for ICM-20607	28
Table 12. Table of Interrupt Sources	29
Table 13 Serial Interface	31
Table 14 I <sup>2</sup> C Terms	34
Table 15. ICM-20607 register map	43



Document Number: DS-000166 Revision: 1.0 Release Date: 09/01/2016

#### **Document Information** 1

# 1.1 Revision History

Revision Date	Revision	Description
09/01/2016	1.0	Initial Release



Document Number: DS-000166

Revision: 1.0

Release Date: 09/01/2016

## 1.2 Purpose and Scope

This document is a product specification, providing a description, specifications, and design related information on the ICM-20607™ MotionTracking device. The device is housed in a small 2.5x3x0.91mm 14-pin LGA package.

#### 1.3 Product Overview

The ICM-20607 is a 6-axis MotionTracking device that combines a 3-axis gyroscope, and a 3-axis accelerometer in a small 2.5x3x0.91mm (14-pin LGA) package. It also features a 1K-byte FIFO that can lower the traffic on the serial bus interface, and reduce power consumption by allowing the system processor to burst read sensor data and then go into a low-power mode. ICM-20607, with its 6-axis integration, enables manufacturers to eliminate the costly and complex selection, qualification, and system level integration of discrete devices, guaranteeing optimal motion performance for consumers.

The gyroscope has a programmable full-scale range of ±250, ±500, ±1000, and ±2000 degrees/sec. The accelerometer has a user-programmable accelerometer full-scale range of ±2*g*, ±4*g*, ±8*g*, and ±16*g*. Factory-calibrated initial sensitivity of both sensors reduces production-line calibration requirements.

Other industry-leading features include on-chip 16-bit ADCs, programmable digital filters, an embedded temperature sensor, and programmable interrupts. The device features I<sup>2</sup>C and SPI serial interfaces, a VDD operating range of 1.71 to 3.45V, and a separate digital IO supply, VDDIO from 1.71V to 3.45V.

Communication with all registers of the device is performed using either I<sup>2</sup>C at 400kHz or SPI at 10MHz.

By leveraging its patented and volume-proven CMOS-MEMS fabrication platform, which integrates MEMS wafers with companion CMOS electronics through wafer-level bonding, InvenSense has driven the package size down to a footprint and thickness of 2.5x3x0.91mm (14-pin LGA), to provide a very small yet high performance low cost package. The device provides high robustness by supporting 20,000*g* shock reliability.

#### 1.4 Applications

- Smartphones and Tablets
- Wearable Sensors



Document Number: DS-000166

Revision: 1.0

Release Date: 09/01/2016

#### 2 Features

#### 2.1 Gyroscope Features

The triple-axis MEMS gyroscope in the ICM-20607 includes a wide range of features:

- Digital-output X-, Y-, and Z-axis angular rate sensors (gyroscopes) with a user-programmable full-scale range of ±250, ±500, ±1000, and ±2000°/sec and integrated 16-bit ADCs
- Digitally-programmable low-pass filter
- Low-power gyroscope operation
- Factory calibrated sensitivity scale factor
- Self-test

#### 2.2 Accelerometer Features

The triple-axis MEMS accelerometer in ICM-20607 includes a wide range of features:

- Digital-output X-, Y-, and Z-axis accelerometer with a programmable full scale range of ±2g, ±4g, ±8g and ±16g and integrated 16-bit ADCs
- User-programmable interrupts
- Wake-on-motion interrupt for low power operation of applications processor
- Self-test

#### 2.3 Additional Features

The ICM-20607 includes the following additional features:

- Smallest and thinnest LGA package for portable devices: 2.5x3x0.91mm (14-pin LGA)
- Minimal cross-axis sensitivity between the accelerometer and gyroscope axes
- 1K byte FIFO buffer enables the applications processor to read the data in bursts
- Digital-output temperature sensor
- User-programmable digital filters for gyroscope, accelerometer, and temp sensor
- 20,000 g shock tolerant
- 400kHz Fast Mode I<sup>2</sup>C for communicating with all registers
- 10MHz SPI serial interface for communicating with all registers
- MEMS structure hermetically sealed and bonded at wafer level
- RoHS and Green compliant



Document Number: DS-000166

Revision: 1.0

Release Date: 09/01/2016

#### **Electrical Characteristics** 3

#### 3.1 **Gyroscope Specifications**

Typical Operating Circuit of section 4.2, VDD = 1.8V, VDDIO = 1.8V, T<sub>A</sub>=25°C, unless otherwise noted.

PARAMETER	CONDITIONS	MIN	TYP	MAX	UNITS	NOTES
	GYROSCOPE SENSITIVITY					
Full-Scale Range	FS_SEL=0		±250		º/s	3
	FS_SEL=1		±500		°/s	3
	FS_SEL=2		±1000		º/s	3
	FS_SEL=3		±2000		º/s	3
Gyroscope ADC Word Length			16		bits	3
Sensitivity Scale Factor	FS_SEL=0		131		LSB/(º/s)	3
	FS_SEL=1		65.5		LSB/(º/s)	3
	FS_SEL=2		32.8		LSB/(º/s)	3
	FS_SEL=3		16.4		LSB/(º/s)	3
Sensitivity Scale Factor Initial Tolerance	25°C		±3		%	1
Sensitivity Scale Factor Variation Over Temperature	-40°C to +85°C		±1		%	1
Nonlinearity	Best fit straight line; 25°C		±0.2		%	1
Cross-Axis Sensitivity			±5		%	1
	ZERO-RATE OUTPUT (ZRO)					
Initial ZRO Tolerance	25°C		±5		°/s	1
ZRO Variation vs. Temperature	-40°C to +85°C		±0.03		0/s/0C	1
	OTHER PARAMETERS					
Rate Noise Spectral Density	@ 10Hz		0.006		°/s/√Hz	1, 4
Total RMS Noise	Bandwidth = 100Hz		0.06		º/s-rms	1, 4
Gyroscope Mechanical Frequencies		25	27	29	KHz	2
Low Pass Filter Response	Programmable Range	5		250	Hz	3
Gyroscope Start-Up Time	Time from gyro enable to gyro drive ready		35		ms	1
Output Data Rate	Low-Noise mode	3.91		8000	Hz	3
Output Data Nate	Low Power Mode	3.91		333.33	Hz	3

**Table 1. Gyroscope Specifications** 

- Target spec. Subject to update. 1.
- 2.
- Tested in production.
  Guaranteed by design. 3.
- Noise specifications shown are for low-noise mode.



Document Number: DS-000166

Revision: 1.0

Release Date: 09/01/2016

# **Accelerometer Specifications**

Typical Operating Circuit of section 4.2, VDD = 1.8V, VDDIO = 1.8V, T<sub>A</sub>=25°C, unless otherwise noted.

PARAMETER	CONDITIONS	MIN	TYP	MAX	UNITS	NOTES
	ACCELEROMETER SENSITIV	/ITY				
Full-Scale Range	AFS_SEL=0		±2		g	2
	AFS_SEL=1		±4		g	2
	AFS_SEL=2		±8		g	2
	AFS_SEL=3		±16		g	2
ADC Word Length	Output in two's complement format		16		bits	2
Sensitivity Scale Factor	AFS_SEL=0		16,384		LSB/g	2
	AFS_SEL=1		8,192		LSB/g	2
	AFS_SEL=2		4,096		LSB/g	2
	AFS_SEL=3		2,048		LSB/g	2
Sensitivity Scale Factor Initial Tolerance	Component-level		±3		%	1
Sensitivity Change vs. Temperature	-40°C to +85°C		±1		%	1
Nonlinearity	Best Fit Straight Line		±0.5		%	1
Cross-Axis Sensitivity			±5		%	1
	ZERO-G OUTPUT					
Initial Tolerance	Board-level, all axes		±40		m <i>g</i>	1
Zero-G Level Change vs. Temperature	-40°C to +85°C		±1		m <i>g∕</i> °C	1
	OTHER PARAMETERS					
Power Spectral Density	@ 10Hz		120		μ <i>g</i> /√Hz	1, 3
RMS Noise	Bandwidth = 100Hz		1.2		mg-rms	1, 3
Low-Pass Filter Response	Programmable Range	5		218	Hz	2
Accelerometer Startup Time	From sleep mode to valid data		10		ms	2
Output Data Rate	Low-Noise mode	3.91		4000	Hz	2
Culput Data Nate	Low Power Mode	3.91		500	Hz	

**Table 2. Accelerometer Specifications** 

- Target spec. Subject to update. Guaranteed by design.
- 2.
- 3. Noise specifications shown are for low-noise mode.



Document Number: DS-000166

Revision: 1.0 Release Date: 09/01/2016

# **Electrical Specifications**

#### 3.3.1 **D.C. Electrical Characteristics**

Typical Operating Circuit of section 4.2, VDD = 1.8V, VDDIO = 1.8V, T<sub>A</sub>=25°C, unless otherwise noted.

PARAMETER	CONDITIONS	MIN	TYP	MAX	UNITS	NOTES		
	SUPPLY VOLTAGES							
VDD		1.71	1.8	3.45	V	2		
VDDIO		1.71	1.8	3.45	V	2		
	SUPPLY CURRENTS							
Low-Noise Mode	6-Axis Gyroscope + Accelerometer		2.79		mA	1		
	3-Axis Accelerometer		321		μΑ	1		
	3-Axis Gyroscope		2.55		mA	1		
Accelerometer Low -Power Mode (Gyroscope disabled)	100Hz ODR, 1x averaging		40		μΑ	1		
Gyroscope Low-Power Mode (Accelerometer disabled)	100Hz ODR, 1x averaging		1.08		mA	1		
6-Axis Low-Power Mode (Gyroscope Low-Power Mode; Accelerometer Low-Noise Mode)	100Hz ODR, 1x averaging		1.33		mA	1		
Full-Chip Sleep Mode	At 25°C		6		μA	1		
TEMPERATURE RANGE								
Specified Temperature Range	Performance parameters are not applicable beyond Specified Temperature Range	-40		+85	°C	1		

**Table 3. D.C. Electrical Characteristics** 

- Target spec. Subject to update.
- Derived from validation or characterization of parts, not guaranteed in production.



Document Number: DS-000166

Revision: 1.0 Release Date: 09/01/2016

#### 3.3.2 A.C. Electrical Characteristics

Typical Operating Circuit of section 4.2, VDD = 1.8V, VDDIO = 1.8V,  $T_A$ =25°C, unless otherwise noted.

Temperature Sensor	PARAMETER	CONDITIONS	MIN	TYP	MAX	UNITS	NOTES
Power Supply Noise		SUPPLII	ES				
Power Supply Noise	Supply Ramp Time						
TEMPERATURE SENSOR	опри капр ппс	of the final value	0.01		3	ms	1
Ambient	Power Supply Noise				10		1
25°C Output		TEMPERATURE	SENSOR				
ADC Resolution	Operating Range	Ambient	-40		85	°C	1
ODR	25°C Output			0		LSB	3
With Filter   3.91   1000   Hz   Room Temperature Offset   25°C   -15   15   °C	ADC Resolution			16		bits	2
With Filter   3.91	000	Without Filter		8000		Hz	2
Stabilization Time	ODR	With Filter	3.91		1000	Hz	2
Stabilization Time	Room Temperature Offset	25°C	-15		15	°C	3
Sensitivity Error   -2.5   +2.5   %	Stabilization Time				14000		2
POWER-ON RESET	Sensitivity	Untrimmed		326.8		LSB/°C	1
POWER-ON RESET	Sensitivity Error		-2.5	320.0	+2.5		1
Profit power-up   2 ms	•	POWER-ON	RESET				
Profit power-up   2 ms	Start-up time for register	Г	1				
ADD = 0	read/write	From power-up			2	ms	1
DIGITAL INPUTS (FSYNC, AD0, SPC, SDI, CS)   DIGITAL INPUTS (FSYNC, AD0, SPC, SDI, CS)   VIH, High Level Input Voltage   0.7°VDDIO   V   0.3°VDDIO   V   VIL, Low Level Input Voltage   0.7°VDDIO   V   VIL, Low Level Input Voltage   VIL, Low Level Input Voltage   VIL, Low Level Input Voltage   VIL, Low Level Output Voltage   RLOAD=1MΩ;   0.9°VDDIO   V   VIL, LOW-Level Output Voltage   RLOAD=1MΩ;   0.9°VDDIO   V   VIL, LOW-Level Output Voltage   VIL, Low Level Input Voltage   VIL, Low Level Output Voltage   VIL, Low Le		I <sup>2</sup> C ADDR	ESS				
Note	I <sup>2</sup> C ADDRESS						
V <sub>II</sub> , High Level Input Voltage   0.7*VDDIO   V							
V <sub>IL</sub> , Low Level Input Voltage         0.3*VDDIO         V           C <sub>I</sub> , Input Capacitance         DIGITAL OUTPUT (SDO, INT, DRDY)           DIGITAL OUTPUT (SDO, INT, DRDY)           V <sub>OH</sub> , High Level Output Voltage         R <sub>LOAD</sub> =1MΩ;         0.9*VDDIO         V           V <sub>OL1</sub> , LOW-Level Output Voltage         R <sub>LOAD</sub> =1MΩ;         0.1*VDDIO         V           V <sub>OL,INT</sub> , INT Low-Level Output Voltage         DEN=1, 0.3mA sink         0.1         V           Current         0PEN=1         100         nA           t <sub>INT</sub> , INT Pulse Width         LATCH_INT_EN=0         50         μs           I2C I/O (SCL, SDA)           V <sub>IL</sub> , LOW Level Input Voltage         0.3*VDDIO         V           V <sub>IH</sub> , HIGH-Level Input Voltage         0.7*VDDIO         VDDIO + 0.5V           V <sub>IN</sub> , Hysteresis         0.1*VDDIO         V           V <sub>OL</sub> , LOW-Level Output Voltage         3mA sink current         0         0.4         V           I <sub>OL</sub> , LOW-Level Output Current         V <sub>OL</sub> =0.4V         3         mA           V <sub>OL</sub> =0.6V         6         mA         mA           Output Leakage Current         100         nA         100         nA		DIGITAL INPUTS (FSYNC		CS)			
C <sub>1</sub> , Input Capacitance			0.7*VDDIO		2 20 (55)		
Voh, High Level Output Voltage   R <sub>LOAD</sub> =1MΩ;   0.9°VDDIO   V   Voh, LOW-Level Output Voltage   R <sub>LOAD</sub> =1MΩ;   0.1°VDDIO   V   Voh, INT, INT Low-Level Output Voltage   OPEN=1, 0.3mA sink   0.1   V   Voh, INT, INT Low-Level Output Voltage   OPEN=1, 0.3mA sink   Current   0.1   V   Voh, INT, INT Pulse Width   LATCH_INT_EN=0   50   µs   V   Voh, INT, INT Pulse Width   LATCH_INT_EN=0   0.3°VDDIO   V   Voh, INT, INT Pulse Width   Voh, INT, INT, INT, INT, INT, INT, INT, INT					0.3*VDDIO		1
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	C <sub>1</sub> , input Capacitance			< 10		p⊦	
Vol.1, LOW-Level Output Voltage   RLOAD=1MΩ;   O.1*VDDIO   V		•					
V <sub>OLINT</sub> , INT Low-Level Output Voltage         OPEN=1, 0.3mA sink Current         0.1         V           Output Leakage Current         OPEN=1         100         nA           t <sub>INT</sub> , INT Pulse Width         LATCH_INT_EN=0         50         μs           I2C I/O (SCL, SDA)           V <sub>IL</sub> , LOW Level Input Voltage         -0.5V         0.3*VDDIO         V           V <sub>IH</sub> , HIGH-Level Input Voltage         0.7*VDDIO         VDDIO + V         V           V <sub>hys</sub> , Hysteresis         0.1*VDDIO         V           V <sub>OL</sub> , LOW-Level Output Voltage         3mA sink current         0         0.4         V           IoL, LOW-Level Output Current         V <sub>OL</sub> =0.4V VOL=0.6V         3         mA           Output Leakage Current         100         nA         100         nA           t <sub>of</sub> , Output Fall Time from V <sub>IHmax</sub> to         Cubus capacitance in pf         20+0.1Cc         300         ns			0.9*VDDIO				
Current         Output Leakage Current         OPEN=1         100         nA           t <sub>INT</sub> , INT Pulse Width         LATCH_INT_EN=0         50         µs           I2C I/O (SCL, SDA)           V <sub>IL</sub> , LOW Level Input Voltage         -0.5V         0.3*VDDIO         V           V <sub>IH</sub> , HIGH-Level Input Voltage         0.7*VDDIO         VDDIO + 0.5V         V           V <sub>hys</sub> , Hysteresis         0.1*VDDIO         V           V <sub>OL</sub> , LOW-Level Output Voltage         3mA sink current         0         0.4         V           I <sub>OL</sub> , LOW-Level Output Current         V <sub>OL</sub> =0.4V         3         mA           Output Leakage Current         100         nA           t <sub>of</sub> , Output Fall Time from V <sub>IHmax</sub> to         C <sub>V</sub> bus capacitance in pf         20+0.1C <sub>V</sub> 300         ns							
Output Leakage Current         OPEN=1         100         nA           t <sub>INT</sub> , INT Pulse Width         LATCH_INT_EN=0         50         μs           I2C I/O (SCL, SDA)           V <sub>IL</sub> , LOW Level Input Voltage         -0.5V         0.3*VDDIO         V           V <sub>IH</sub> , HIGH-Level Input Voltage         0.7*VDDIO         VDDIO + 0.5V         V           V <sub>hys</sub> , Hysteresis         0.1*VDDIO         V           V <sub>OL</sub> , LOW-Level Output Voltage         3mA sink current         0         0.4         V           I <sub>OL</sub> , LOW-Level Output Current         V <sub>OL</sub> =0.4V V <sub>OL</sub> =0.6V         3         mA           Output Leakage Current         100         nA           t <sub>of</sub> , Output Fall Time from V <sub>I-Imax</sub> to         C <sub>b</sub> bus capacitance in pf         20+0.1C <sub>b</sub> 300         ns	V <sub>OL.INT</sub> , INT Low-Level Output Voltage	· · · · · · · · · · · · · · · · · · ·			0.1	V	1
t <sub>INT</sub> , INT Pulse Width         LATCH_INT_EN=0         50         μs           I2C I/O (SCL, SDA)           V <sub>IL</sub> , LOW Level Input Voltage         -0.5V         0.3*VDDIO         V           V <sub>IH</sub> , HIGH-Level Input Voltage         0.7*VDDIO         VDDIO + V         V           V <sub>Nys</sub> , Hysteresis         0.1*VDDIO         V           V <sub>OL</sub> , LOW-Level Output Voltage         3mA sink current         0         0.4         V           I <sub>OL</sub> , LOW-Level Output Current         V <sub>OL</sub> =0.4V VO <sub>L</sub> =0.6V         3         mA           Output Leakage Current         100         nA           t <sub>of</sub> , Output Fall Time from V <sub>IHmax</sub> to         Cubus capacitance in pf         20+0.1Cu         300         ns	Output Leakage Current			100		nΛ	
VIL, LOW Level Input Voltage							
V <sub>IL</sub> , LOW Level Input Voltage         -0.5V         0.3*VDDIO         V           V <sub>IH</sub> , HIGH-Level Input Voltage         0.7*VDDIO         VDDIO + 0.5V         V           V <sub>hys</sub> , Hysteresis         0.1*VDDIO         V           V <sub>OL</sub> , LOW-Level Output Voltage         3mA sink current         0         0.4         V           I <sub>OL</sub> , LOW-Level Output Current         V <sub>OL</sub> =0.4V	tini, iivi i dise vvidii		SDA)	30		μs	
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	V <sub>IL</sub> , LOW Level Input Voltage	120 10 (002			0.3*VDDIO	V	
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$					VDDIO +	V	
$V_{OL}$ , LOW-Level Output Voltage     3mA sink current     0     0.4     V $I_{OL}$ , LOW-Level Output Current $V_{OL}$ =0.4V     3     mA $V_{OL}$ =0.6V     6     mA       Output Leakage Current     100     nA $t_{of}$ , Output Fall Time from $V_{IHmax}$ to     C <sub>b</sub> bus capacitance in pf     20+0.1C <sub>b</sub> 300     ns	V <sub>hvs</sub> , Hysteresis			0.1*VDDIO	0.0 v	V	
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$		3mA sink current	0	1	0.4		4
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$		V <sub>OL</sub> =0.4V		3			1
t <sub>of</sub> , Output Fall Time from V <sub>IHmax</sub> to C <sub>1</sub> , bus capacitance in pf 20+0.1C <sub>2</sub> 300 ns				6			
	Output Leakage Current			100		nA	
	$t_{\text{of}},$ Output Fall Time from $V_{\text{IHmax}}$ to $V_{\text{ILmax}}$	C <sub>b</sub> bus capacitance in pf	20+0.1C <sub>b</sub>		300	ns	
INTERNAL CLOCK SOURCE		INTERNAL CLOC	K SOURCE				



Document Number: DS-000166

Revision: 1.0 Release Date: 09/01/2016

PARAMETER	CONDITIONS	MIN	TYP	MAX	UNITS	NOTES
	FCHOICE_B=1,2,3; SMPLRT_DIV=0		32		kHz	2
Sample Rate	FCHOICE_B=0; DLPFCFG=0 or 7 SMPLRT_DIV=0		8		kHz	2
	FCHOICE_B=0; DLPFCFG=1,2,3,4,5,6; SMPLRT_DIV=0		1		kHz	2
Clock Frequency Initial Tolerance	CLK_SEL=0, 6 or gyro inactive; 25°C	-3		+3	%	1
Clock Frequency Illitial Tolerance	CLK_SEL=1,2,3,4,5 and gyro active; 25°C	-1		+1	%	1
Frequency Variation over	CLK_SEL=0,6 or gyro inactive. (-40°C to +85°C)			±2	%	1
Temperature	CLK_SEL=1,2,3,4,5 and gyro active			±2	%	1

**Table 4. A.C. Electrical Characteristics** 

- Derived from validation or characterization of parts, not guaranteed in production. Guaranteed by design. Production tested.



Document Number: DS-000166

Revision: 1.0

Release Date: 09/01/2016

# 3.3.3 Other Electrical Specifications

Typical Operating Circuit of section 4.2, VDD = 1.8V, VDDIO = 1.8V, T<sub>A</sub>=25°C, unless otherwise noted.

PARAMETER	CONDITIONS	MIN	TYP	MAX	UNITS	NOTES			
SERIAL INTERFACE									
SPI Operating Frequency, All Registers Read/Write	Low Speed Characterization	100	100 ±10%		kHz	1,3			
Registers Read/White	High Speed Characterization	0.2	1	10	MHz	1, 2, 3			
SPI Modes			0 and 3						
I <sup>2</sup> C Operating Frequency	All registers, Fast-mode	100		400	kHz	1			
1 C Operating Frequency	All registers, Standard-mode			100	kHz	1			

**Table 5. Other Electrical Specifications** 

- 1. Derived from validation or characterization of parts, not guaranteed in production.
- 2. SPI clock duty cycle between 45% and 55% should be used for 10-MHz operation.
- Minimum SPI/I2C clock rate is dependent on ODR. If ODR is below 4kHz, minimum clock rate is 100kHz. If ODR is greater than 4kHz, minimum clock rate is 200kHz.



Document Number: DS-000166

Revision: 1.0 Release Date: 09/01/2016

# **I2C Timing Characterization**

Typical Operating Circuit of section 4.2, VDD = 1.8V, VDDIO = 1.8V, T<sub>A</sub>=25°C, unless otherwise noted.

Parameters	Conditions	Min	Typical	Max	Units	Notes
I <sup>2</sup> C TIMING	I <sup>2</sup> C FAST-MODE					
f <sub>SCL</sub> , SCL Clock Frequency		100		400	kHz	1
t <sub>HD.STA</sub> , (Repeated) START Condition Hold Time		0.6			μs	1
t <sub>LOW</sub> , SCL Low Period		1.3			μs	1
t <sub>HIGH</sub> , SCL High Period		0.6			μs	1
$t_{\text{SU.STA}}$ , Repeated START Condition Setup Time		0.6			μs	1
t <sub>HD.DAT</sub> , SDA Data Hold Time		0			μs	1
t <sub>SU.DAT</sub> , SDA Data Setup Time		100			ns	1
t <sub>r</sub> , SDA and SCL Rise Time	C <sub>b</sub> bus cap. from 10 to 400pF	20+0.1C <sub>b</sub>		300	ns	1
t <sub>f</sub> , SDA and SCL Fall Time	C <sub>b</sub> bus cap. from 10 to 400pF	20+0.1C <sub>b</sub>		300	ns	1
$t_{\text{SU.STO}}$ , STOP Condition Setup Time		0.6			μs	1
$t_{\mbox{\scriptsize BUF}},$ Bus Free Time Between STOP and START Condition		1.3			μs	1
C <sub>b</sub> , Capacitive Load for each Bus Line			< 400		pF	1
t <sub>VD.DAT</sub> , Data Valid Time				0.9	μs	1
t <sub>VD.ACK</sub> , Data Valid Acknowledge Time				0.9	μs	1

Table 6 I<sup>2</sup>C Timing Characteristics

# Notes:

Based on characterization of 5 parts over temperature and voltage as mounted on evaluation board or in sockets




Figure 1 I2C Bus Timing Diagram



Document Number: DS-000166

Revision: 1.0

Release Date: 09/01/2016

# 3.5 SPI Timing Characterization

Typical Operating Circuit of section 4.2, VDD = 1.8V, VDDIO = 1.8V, T<sub>A</sub>=25°C, unless otherwise noted.

PARAMETER	CONDITIONS	MIN	TYP	MAX	UNITS	NOTES
SPI TIMING						
f <sub>SPC</sub> , SPC Clock Frequency				10	MHz	1
t <sub>LOW</sub> , SPC Low Period		45			ns	1
t <sub>HIGH</sub> , SPC High Period		45			ns	1
t <sub>SU.CS</sub> , CS Setup Time		2			ns	1
t <sub>HD.CS</sub> , CS Hold Time		63			ns	1
t <sub>SU.SDI</sub> , SDI Setup Time		3			ns	1
t <sub>HD.SDI</sub> , SDI Hold Time		7			ns	1
t <sub>VD.SDO</sub> , SDO Valid Time	C <sub>load</sub> = 20pF			40	ns	1
t <sub>DIS.SDO</sub> , SDO Output Disable Time				20	ns	1

**Table 7 SPI Timing Characteristics (10MHz Operation)** 

- 1. Based on characterization of 5 parts over temperature and voltage as mounted on evaluation board or in sockets
- 2. Based on other parameter values




Figure 2 SPI Bus Timing Diagram



Document Number: DS-000166

Revision: 1.0

Release Date: 09/01/2016

# 3.6 Absolute Maximum Ratings

Stress above those listed as "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these conditions is not implied. Exposure to the absolute maximum ratings conditions for extended periods may affect device reliability.

Parameter	Rating
Supply Voltage, VDD	-0.5V to +4V
Supply Voltage, VDDIO	-0.5V to +4V
REGOUT	-0.5V to 2V
Input Voltage Level (AD0, FSYNC, SCL, SDA)	-0.5V to VDDIO + 0.5V
Acceleration (Any Axis, unpowered)	20,000g for 0.2ms
Operating Temperature Range	-40°C to +85°C
Storage Temperature Range	-40°C to +125°C
Electrostatic Discharge (ESD) Protection	2kV (HBM); 250V (MM)
Latch-up	JEDEC Class II (2),125°C ±100mA

**Table 8 Absolute Maximum Ratings** 



Document Number: DS-000166

Revision: 1.0

Release Date: 09/01/2016

# 4 Applications Information

# 4.1 Pin Out Diagram and Signal Description

Pin Number	Pin Name	Pin Description
1	AD0 / SDO	I2C slave address LSB (AD0); SPI serial data output (SDO)
2	NC	No Connect
3	NC	No Connect
4	INT1	Interrupt digital output (totem pole or open-drain)
5	VDDIO	Digital I/O supply voltage
6	GND	Power supply ground
7	RESV	Reserved, connect to ground
8	VDD	Power supply voltage
9	INT2	Interrupt digital output (totem pole or open-drain)
10	FSYNC / NC	Frame synchronization digital input or No Connect
11	REGOUT	Regulator filter capacitor connection
12	nCS	Chip select (SPI mode only)
13	SCL / SCLK	I2C serial clock (SCL); SPI serial clock (SCLK)
14	SDA / SDI	I2C serial data (SDA); SPI serial data input (SDI)

**Table 9 Signal Descriptions** 

Note: Power up with SCL/SCLK and nCS pins held low is not a supported use case. In case this power up approach is used, software reset is required using the PWR\_MGMT\_1 register, prior to initialization.




Figure 3 Pin out Diagram for ICM-20607 2.5x3.0x0.91mm LGA



Document Number: DS-000166

Revision: 1.0

Release Date: 09/01/2016

# 4.2 Typical Operating Circuit




Figure 4 ICM-20607 LGA Application Schematic (I2C Operation)

Note: I2C lines are open drain and pullup resistors (e.g.  $10k\Omega$ ) are required.




Figure 5 ICM-20607 LGA Application Schematic (SPI Operation)



Document Number: DS-000166 Revision: 1.0 Release Date: 09/01/2016

# **Bill of Materials for External Components**

Component	Label	Specification	Quantity
REGOUT Capacitor	C1	X7R, 0.1μF ±10%	1
VDD Dynasa Canasitara	C2	X7R, 0.1μF ±10%	1
VDD Bypass Capacitors	C4	X7R, 2.2μF ±10%	1
VDDIO Bypass Capacitor	C3	X7R, 10nF ±10%	1

**Table 10 Bill of Materials** 

Document Number: DS-000166

Revision: 1.0

Release Date: 09/01/2016

## 4.4 Block Diagram




Figure 6 ICM-20607 Block Diagram

# 4.5 Overview

The ICM-20607 is comprised of the following key blocks and functions:

- Three-axis MEMS rate gyroscope sensor with 16-bit ADCs and signal conditioning
- Three-axis MEMS accelerometer sensor with 16-bit ADCs and signal conditioning
- Primary I<sup>2</sup>C and SPI serial communications interfaces
- Self-Test
- Clocking
- Sensor Data Registers
- FIFO
- Interrupts
- Digital-Output Temperature Sensor
- Bias and LDOs
- Charge Pump
- Standard Power Modes



Document Number: DS-000166

Revision: 1.0

Release Date: 09/01/2016

# 4.6 Three-Axis MEMS Gyroscope with 16-bit ADCs and Signal Conditioning

The ICM-20607 consists of three independent vibratory MEMS rate gyroscopes, which detect rotation about the X-, Y-, and Z- Axes. When the gyros are rotated about any of the sense axes, the Coriolis Effect causes a vibration that is detected by a capacitive pickoff. The resulting signal is amplified, demodulated, and filtered to produce a voltage that is proportional to the angular rate. This voltage is digitized using individual on-chip 16-bit Analog-to-Digital Converters (ADCs) to sample each axis. The full-scale range of the gyro sensors may be digitally programmed to ±250, ±500, ±1000, or ±2000 degrees per second (dps). The ADC sample rate is programmable from 8,000 samples per second, down to 3.9 samples per second, and user-selectable low-pass filters enable a wide range of cut-off frequencies.

## 4.7 Three-Axis MEMS Accelerometer with 16-bit ADCs and Signal Conditioning

The ICM-20607's 3-Axis accelerometer uses separate proof masses for each axis. Acceleration along a particular axis induces displacement on the corresponding proof mass, and capacitive sensors detect the displacement differentially. The ICM-20607's architecture reduces the accelerometers' susceptibility to fabrication variations as well as to thermal drift. When the device is placed on a flat surface, it will measure 0g on the X- and Y-axes and +1g on the Z-axis. The accelerometers' scale factor is calibrated at the factory and is nominally independent of supply voltage. Each sensor has a dedicated sigma-delta ADC for providing digital outputs. The full scale range of the digital output can be adjusted to  $\pm 2g$ ,  $\pm 4g$ ,  $\pm 8g$ , or  $\pm 16g$ .

#### 4.8 I2C and SPI Serial Communications Interfaces

The ICM-20607 communicates to a system processor using either a SPI or an I<sup>2</sup>C serial interface. The ICM-20607 always acts as a slave when communicating to the system processor. The LSB of the I<sup>2</sup>C slave address is set by pin 1 (AD0).

## 4.8.1 ICM-20607 Solution Using I2C Interface

In the figure below, the system processor is an I<sup>2</sup>C master to the ICM-20607.



Document Number: DS-000166

Revision: 1.0 Release Date: 09/01/2016




Figure 7 ICM-20607 Solution Using I<sup>2</sup>C Interface



Document Number: DS-000166

Revision: 1.0

Release Date: 09/01/2016

# 4.8.2 ICM-20607 Solution Using SPI Interface

In the figure below, the system processor is an SPI master to the ICM-20607. Pins 1, 12, 13, and 14 are used to support the SDO, nCS, SCLK, and SDI signals for SPI communications.




Figure 8 ICM-20607 Solution Using SPI Interface

#### 4.9 Self-Test

Self-test allows for the testing of the mechanical and electrical portions of the sensors. The self-test for each measurement axis can be activated by means of the gyroscope and accelerometer self-test registers.

When the self-test is activated, the electronics cause the sensors to be actuated and produce an output signal. The output signal is used to observe the self-test response.

The self-test response is defined as follows:

Self-test response = Sensor output with self-test enabled - Sensor output with self-test disabled

The self-test response for each gyroscope axis is defined in the gyroscope specification table, while that for each accelerometer axis is defined in the accelerometer specification table.

When the value of the self-test response is within the specified min/max limits of the product specification, the part has passed self-test. When the self-test response exceeds the min/max values, the part is deemed to have failed self-test.



Document Number: DS-000166

Revision: 1.0

Release Date: 09/01/2016

## 4.10 Clocking

The ICM-20607 has a flexible clocking scheme, allowing a variety of internal clock sources to be used for the internal synchronous circuitry. This synchronous circuitry includes the signal conditioning and ADCs, and various control circuits and registers. An on-chip PLL provides flexibility in the allowable inputs for generating this clock.

Allowable internal sources for generating the internal clock are:

- a) An internal relaxation oscillator
- b) Auto-select between internal relaxation oscillator and gyroscope MEMS oscillator to use the best available source

The only setting supporting specified performance in all modes is option b). It is recommended that option b) be used.

## 4.11 Sensor Data Registers

The sensor data registers contain the latest gyroscope, accelerometer, and temperature measurement data. They are read-only registers, and are accessed via the serial interface. Data from these registers may be read anytime.

#### 4.12 FIFO

The ICM-20607 contains a 1K-byte FIFO (FIFO depth 1008 bytes) register that is accessible via the Serial Interface. The FIFO configuration register determines which data is written into the FIFO. Possible choices include gyro data, accelerometer data, temperature readings, and FSYNC input. A FIFO counter keeps track of how many bytes of valid data are contained in the FIFO. The FIFO register supports burst reads. The interrupt function may be used to determine when new data is available.

The ICM-20607 allows FIFO read in low-power accelerometer mode. A programmable FIFO watermark is included, with data-ready interrupt triggered when the watermark is reached.

## 4.13 Interrupts

Interrupt functionality is configured via the Interrupt Configuration register. Items that are configurable include the INT1 and INT2 pins configuration, the interrupt latching and clearing method, and triggers for the interrupt. Items that can trigger an interrupt are (1) Clock generator locked to new reference oscillator (used when switching clock sources); (2) new data is available to be read (from the FIFO and Data registers); (3) accelerometer event interrupts; (4) FIFO overflow. The interrupt status can be read from the Interrupt Status register.

# 4.14 Digital-Output Temperature Sensor

An on-chip temperature sensor and ADC are used to measure the ICM-20607 die temperature. The readings from the ADC can be read from the FIFO or the Sensor Data registers.

#### 4.15 Bias and LDOs

The bias and LDO section generates the internal supply and the reference voltages and currents required by the ICM-20607. Its two inputs are an unregulated VDD and a VDDIO logic reference supply voltage. The



Document Number: DS-000166

Revision: 1.0

Release Date: 09/01/2016

LDO output is bypassed by a capacitor at REGOUT. For further details on the capacitor, please refer to the Bill of Materials for External Components.

# 4.16 Charge Pump

An on-chip charge pump generates the high voltage required for the MEMS oscillator.

# 4.17 Standard Power Modes

The following table lists the user-accessible power modes for ICM-20607.

Mode	Name	Gyro	Accel
1	Sleep Mode	Off	Off
2	Standby Mode	Drive On	Off
3	Accelerometer Low-Power Mode	Off	Duty-Cycled
4	Accelerometer Low-Noise Mode	Off	On
5	Gyroscope Low-Power Mode	Duty-Cycled	Off
6	Gyroscope Low-Noise Mode	On	Off
7	6-Axis Low-Noise Mode	On	On
8	6-Axis Low-Power Mode	Duty-Cycled	On

Table 11 Standard Power Modes for ICM-20607

#### Notes:

1. Power consumption for individual modes can be found in section 3.3.1.



Document Number: DS-000166

Revision: 1.0

Release Date: 09/01/2016

# 5 Programmable Interrupts

The ICM-20607 has a programmable interrupt system that can generate an interrupt signal on the INT pins. Status flags indicate the source of an interrupt. Interrupt sources may be enabled and disabled individually. Interrupts carried on INT1 and INT2 pins are shown in the table below. If INT2 is not enabled, all interrupts are mapped to INT1.

Interrupt Name	Interrupt Pin
Motion Detection	INT2
FIFO Overflow	INT2
FIFO Watermark	INT1
Data Ready	INT1
FSYNC	INT2

**Table 12. Table of Interrupt Sources** 



Document Number: DS-000166

Revision: 1.0

Release Date: 09/01/2016

#### 5.1 Wake-on-Motion Interrupt

The ICM-20607 provides motion detection capability. A qualifying motion sample is one where the high passed sample from any axis has an absolute value exceeding a user-programmable threshold. The following steps explain how to configure the Wake-on-Motion Interrupt.

# Step 1: Ensure that Accelerometer is running

- In PWR MGMT 1 register (0x6B) set CYCLE = 0, SLEEP = 0, and GYRO STANDBY = 0
- In PWR\_MGMT\_2 register (0x6C) set STBY\_XA = STBY\_YA = STBY\_ZA = 0, and STBY\_XG = STBY YG = STBY ZG = 1

## Step 2: Accelerometer Configuration

 In ACCEL\_CONFIG2 register (0x1D) set ACCEL\_FCHOICE\_B = 1 and A\_DLPF\_CFG[2:0] = 1 (b001)

# Step 3: Enable Motion Interrupt

• In INT\_ENABLE register (0x38) set WOM\_X\_INT\_EN = WOM\_Y\_INT\_EN = WOM\_Z\_INT\_EN = 1 to enable motion interrupt for X, Y, and Z axis

#### Step 4: Set Motion Threshold

- Set the motion threshold for X-axis in ACCEL\_WOM\_X\_THR register (0x20)
- Set the motion threshold for Y-axis in ACCEL\_WOM\_Y\_THR register (0x21)
- Set the motion threshold for Z-axis in ACCEL\_WOM\_Z\_THR register (0x22)

## Step 5: Set Interrupt Mode

• In ACCEL\_INTEL\_CTRL register (0x69) clear bit 0 (WOM\_TH\_MODE) to select the motion interrupt as an OR of the enabled interrupts for X, Y, Z-axes and set bit 0 to make the interrupt an AND of the enabled interrupts for X, Y, Z axes

## Step 6: Enable Accelerometer Hardware Intelligence

In ACCEL\_INTEL\_CTRL register (0x69) set ACCEL\_INTEL\_EN = ACCEL\_INTEL\_MODE = 1

# Step 7: Set Frequency of Wake-Up

• In SMPLRT\_DIV register (0x19) set SMPLRT\_DIV[7:0] = 3.9Hz - 500Hz

# Step 8: Enable Cycle Mode (Accelerometer Low-Power Mode)

In PWR\_MGMT\_1 register (0x6B) set CYCLE = 1



Document Number: DS-000166

Revision: 1.0

Release Date: 09/01/2016

# 6 Digital Interface

#### 6.1 I2C and SPI Serial Interfaces

The internal registers and memory of the ICM-20607 can be accessed using either I<sup>2</sup>C at 400 kHz or SPI at 10MHz. SPI operates in four-wire mode.

Pin Number	Pin Name	Pin Description			
1	AD0 / SDO I <sup>2</sup> C Slave Address LSB (AD0); SPI serial data output (SDO)				
12	nCS	Chip select (SPI mode only)			
13	SCL / SCLK	I <sup>2</sup> C serial clock (SCL); SPI serial clock (SCLK)			
14	SDA / SDI	I <sup>2</sup> C serial data (SDA); SPI serial data input (SDI)			

Table 13 Serial Interface

#### Note:

To prevent switching into I<sup>2</sup>C mode when using SPI, the I<sup>2</sup>C interface should be disabled by setting the I2C\_IF\_DIS configuration bit. Setting this bit should be performed immediately after waiting for the time specified by the "Start-Up Time for Register Read/Write" in Section 6.3.

For further information regarding the *I2C\_IF\_DIS* bit, please refer to sections 11 and 12 of this document.

#### 6.2 I2C Interface

 $I^2C$  is a two-wire interface comprised of the signals serial data (SDA) and serial clock (SCL). In general, the lines are open-drain and bi-directional. In a generalized  $I^2C$  interface implementation, attached devices can be a master or a slave. The master device puts the slave address on the bus, and the slave device with the matching address acknowledges the master.

The ICM-20607 always operates as a slave device when communicating to the system processor, which thus acts as the master. SDA and SCL lines typically need pull-up resistors to VDD. The maximum bus speed is 400 kHz.

The slave address of the ICM-20607 is b110100X which is 7 bits long. The LSB bit of the 7 bit address is determined by the logic level on pin AD0. This allows two ICM-20607s to be connected to the same I<sup>2</sup>C bus. When used in this configuration, the address of one of the devices should be b1101000 (pin AD0 is logic low) and the address of the other should be b1101001 (pin AD0 is logic high).

#### 6.3 I2C Communications Protocol

START (S) and STOP (P) Conditions

Communication on the I<sup>2</sup>C bus starts when the master puts the START condition (S) on the bus, which is defined as a HIGH-to-LOW transition of the SDA line while SCL line is HIGH (see figure below). The bus is considered to be busy until the master puts a STOP condition (P) on the bus, which is defined as a LOW to HIGH transition on the SDA line while SCL is HIGH (see figure below).


Additionally, the bus remains busy if a repeated START (Sr) is generated instead of a STOP condition.



Document Number: DS-000166

Revision: 1.0

Release Date: 09/01/2016



**Figure 9 START and STOP Conditions** 

## Data Format / Acknowledge

I<sup>2</sup>C data bytes are defined to be 8-bits long. There is no restriction to the number of bytes transmitted per data transfer. Each byte transferred must be followed by an acknowledge (ACK) signal. The clock for the acknowledge signal is generated by the master, while the receiver generates the actual acknowledge signal by pulling down SDA and holding it low during the HIGH portion of the acknowledge clock pulse.

If a slave is busy and cannot transmit or receive another byte of data until some other task has been performed, it can hold SCL LOW, thus forcing the master into a wait state. Normal data transfer resumes when the slave is ready, and releases the clock line (refer to the following figure).




Figure 10 Acknowledge on the I<sup>2</sup>C Bus



Document Number: DS-000166

Revision: 1.0

Release Date: 09/01/2016

#### Communications

After beginning communications with the START condition (S), the master sends a 7-bit slave address followed by an 8<sup>th</sup> bit, the read/write bit. The read/write bit indicates whether the master is receiving data from or is writing to the slave device. Then, the master releases the SDA line and waits for the acknowledge signal (ACK) from the slave device. Each byte transferred must be followed by an acknowledge bit. To acknowledge, the slave device pulls the SDA line LOW and keeps it LOW for the high period of the SCL line. Data transmission is always terminated by the master with a STOP condition (P), thus freeing the communications line. However, the master can generate a repeated START condition (Sr), and address another slave without first generating a STOP condition (P). A LOW to HIGH transition on the SDA line while SCL is HIGH defines the stop condition. All SDA changes should take place when SCL is low, with the exception of start and stop conditions.




Figure 11 Complete I<sup>2</sup>C Data Transfer

To write the internal ICM-20607 registers, the master transmits the start condition (S), followed by the I<sup>2</sup>C address and the write bit (0). At the 9<sup>th</sup> clock cycle (when the clock is high), the ICM-20607 acknowledges the transfer. Then the master puts the register address (RA) on the bus. After the ICM-20607 acknowledges the reception of the register address, the master puts the register data onto the bus. This is followed by the ACK signal, and data transfer may be concluded by the stop condition (P). To write multiple bytes after the last ACK signal, the master can continue outputting data rather than transmitting a stop signal. In this case, the ICM-20607 automatically increments the register address and loads the data to the appropriate register. The following figures show single and two-byte write sequences.

## Single-Byte Write Sequence

Master	S	AD+W		RA		DATA		Р
Slave			ACK		ACK		ACK	

# Burst Write Sequence

Master	S	AD+W		RA		DATA		DATA		Р
Slave			ACK		ACK		ACK		ACK	



Document Number: DS-000166

Revision: 1.0

Release Date: 09/01/2016

To read the internal ICM-20607 registers, the master sends a start condition, followed by the I<sup>2</sup>C address and a write bit, and then the register address that is going to be read. Upon receiving the ACK signal from the ICM-20607, the master transmits a start signal followed by the slave address and read bit. As a result, the ICM-20607 sends an ACK signal and the data. The communication ends with a not acknowledge (NACK) signal and a stop bit from master. The NACK condition is defined such that the SDA line remains high at the 9<sup>th</sup> clock cycle. The following figures show single and two-byte read sequences.

# Single-Byte Read Sequence

Master	S	AD+W		RA		S	AD+R			NACK	Р
Slave			ACK		ACK			ACK	DATA		

# Burst Read Sequence

Master	S	AD+W		RA		S	AD+R			ACK		NACK	Р
Slave			ACK		ACK			ACK	DATA		DATA		

# 6.4 I<sup>2</sup>C Terms

Signal	Description
S	Start Condition: SDA goes from high to low while SCL is high
AD	Slave I <sup>2</sup> C address
W	Write bit (0)
R	Read bit (1)
ACK	Acknowledge: SDA line is low while the SCL line is high at the 9 <sup>th</sup> clock cycle
NACK	Not-Acknowledge: SDA line stays high at the 9 <sup>th</sup> clock cycle
RA	ICM-20607 internal register address
DATA	Transmit or received data
Р	Stop condition: SDA going from low to high while SCL is high

Table 14 I<sup>2</sup>C Terms



Document Number: DS-000166

Revision: 1.0

Release Date: 09/01/2016

#### 6.5 SPI Interface

SPI is a 4-wire synchronous serial interface that uses two control lines and two data lines. The ICM-20607 always operates as a Slave device during standard Master-Slave SPI operation.

With respect to the Master, the Serial Clock output (SCLK), the Serial Data Output (SDO) and the Serial Data Input (SDI) are shared among the Slave devices. Each SPI slave device requires its own Chip Select (nCS) line from the master.

nCS goes low (active) at the start of transmission and goes back high (inactive) at the end. Only one nCS line is active at a time, ensuring that only one slave is selected at any given time. The nCS lines of the non-selected slave devices are held high, causing their SDO lines to remain in a high-impedance (high-z) state so that they do not interfere with any active devices.

## SPI Operational Features

- 1. Data is delivered MSB first and LSB last
- 2. Data is latched on the rising edge of SCLK
- 3. Data should be transitioned on the falling edge of SCLK
- 4. The maximum frequency of SCLK is 10MHz
- 5. SPI read and write operations are completed in 16 or more clock cycles (two or more bytes). The first byte contains the SPI Address, and the following byte(s) contain(s) the SPI data. The first bit of the first byte contains the Read/Write bit and indicates the Read (1) or Write (0) operation. The following 7 bits contain the Register Address. In cases of multiple-byte Read/Writes, data is two or more bytes:

#### SPI Address format

MSB							LSB
R/W	A6	A5	A4	A3	A2	A1	A0

#### SPI Data format

MSB							LSB
D7	D6	D5	D4	D3	D2	D1	D0

6. Supports Single or Burst Read/Writes.




Figure 12 Typical SPI Master/Slave Configuration



Document Number: DS-000166

Revision: 1.0

Release Date: 09/01/2016

# 7 Assembly

This section provides general guidelines for assembling InvenSense Micro Electro-Mechanical Systems (MEMS) gyros packaged in LGA package.

#### 7.1 Orientation of Axes

The diagram below shows the orientation of the axes of sensitivity and the polarity of rotation. Note the pin 1 identifier (•) in the figure.




Figure 13 Orientation of Axes of Sensitivity and Polarity of Rotation




Document Number: DS-000166

Revision: 1.0 Release Date: 09/01/2016

#### 7.2 **Package Dimensions**

14 Lead LGA (2.5x3x0.91) mm NiAu pad finish





Document Number: DS-000166 Revision: 1.0 Release Date: 09/01/2016

		DIME	DIMENSIONS IN MILLIMETERS				
	SYMBOLS	MIN	NOM	MAX			
Total Thickness	Α	0.85	0.91	0.97			
Substrate Thickness	A1		0.105	REF			
Mold Thickness	A2		0.8	REF			
Body Size	D		2.5	BSC			
body Size	E		3	BSC			
Lead Width	w	0.2	0.25	0.3			
Lead Length	L	0.425	0.475	0.525			
Lead Pitch	e		0.5	BSC			
Lead Count	n		14				
Edge Ball Center to Center	D1		1.5	BSC			
Euge Ball Center to Center	E1		1	BSC			
Body Center to Contact Ball	SD		0.25	BSC			
Body Center to Contact Bail	SE			BSC			
Ball Width	b						
Ball Diameter							
Ball Opening							
Ball Pitch	e1						
Ball Count	n1						
Pre-Solder							
Package Edge Tolerance	aaa		0.1				
Mold Flatness	bbb		0.2				
Coplanarity	ddd		0.08				
Ball Offset (Package)	eee						
Ball Offset (Ball)	fff						




Document Number: DS-000166

Revision: 1.0 Release Date: 09/01/2016

# **Part Number Package Marking**

The part number package marking for ICM-20607 devices is summarized below:

Part Number	Part Number Package Marking
ICM-20607	12607





Document Number: DS-000166

Revision: 1.0

Release Date: 09/01/2016

## 9 Environmental Compliance

The ICM-20607 is RoHS and Green compliant.

The ICM-20607 is in full environmental compliance as evidenced in report HS-ICM-20607A, Materials Declaration Data Sheet.

#### **Environmental Declaration Disclaimer:**

InvenSense believes this environmental information to be correct but cannot guarantee accuracy or completeness. Conformity documents for the above component constitutes are on file. InvenSense subcontracts manufacturing and the information contained herein is based on data received from vendors and suppliers, which has not been validated by InvenSense.



Document Number: DS-000166

Revision: 1.0 Release Date: 09/01/2016

# 10 Register Map

The following table lists the register map for the ICM-20607. Note that all registers are accessible in all modes of device operation.

Addr (Hex)	Addr (Dec.)	Register Name	Serial I/F	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
04	04	XG_OFFS_TC_H	READ/ WRITE		XG_OFFS_LP[5:0] XG_OFFS_TC_H [9:8]					C_H [9:8]	
05	05	XG_OFFS_TC_L	READ/ WRITE		XG_OFFS_TC_L [7:0]						
07	07	YG_OFFS_TC_H	READ/ WRITE		YG_OFFS_LP[5:0] YG_OFFS_TC_H [9:8]				S_TC_H [9:8]		
08	08	YG_OFFS_TC_L	READ/ WRITE		YG_OFFS_TC_L [7:0]						
0A	10	ZG_OFFS_TC_H	READ/ WRITE			ZG_OFF	S_LP[5:0]			ZG_OFFS_TC	:_H [9:8]
0B	11	ZG_OFFS_TC_L	READ/ WRITE				ZG_OFFS	_TC_L [7:0]		•	
0D	13	SELF_TEST_X_ACCEL	READ/ WRITE				XA_ST_I	DATA[7:0]			
0E	14	SELF_TEST_Y_ACCEL	READ/ WRITE		YA_ST_DATA[7:0]						
0F	15	SELF_TEST_Z_ACCEL	READ/ WRITE				ZA_ST_I	DATA[7:0]			
13	19	XG_OFFS_USRH	READ/ WRITE	X_OFFS_USR [15:8]							
14	20	XG_OFFS_USRL	READ/ WRITE				X_OFFS_	USR [7:0]			
15	21	YG_OFFS_USRH	READ/ WRITE				Y_OFFS_	USR [15:8]			
16	22	YG_OFFS_USRL	READ/ WRITE				Y_OFFS_	USR [7:0]			
17	23	ZG_OFFS_USRH	READ/ WRITE				Z_OFFS_	USR [15:8]			
18	24	ZG_OFFS_USRL	READ/ WRITE				Z_OFFS_	USR [7:0]			
19	25	SMPLRT_DIV	READ/ WRITE				SMPLRT	_DIV[7:0]			
1A	26	CONFIG	READ/ WRITE		FIFO_ MODE	E	XT_SYNC_SET[2:	0]		DLPF_CFG[2:	0]
1B	27	GYRO_CONFIG	READ/ WRITE	XG_ST	YG_ST	ZG_ST	FS_SEL	. [1:0]	-	FCHO	CE_B[1:0]
1C	28	ACCEL_CONFIG	READ/ WRITE	XA_ST	YA_ST	ZA_ST	ACCEL_FS_	_SEL[1:0]		-	
1D	29	ACCEL_CONFIG 2	READ/ WRITE		-	DEC	2_CFG	ACCEL_F CHOICE_ B		A_DLPF_CFG	3
1E	30	LP_MODE_CFG	READ/ WRITE	GYRO_C							
20	32	ACCEL_WOM_X_THR	READ/ WRITE	WOM_X_TH[7:0]							
21	33	ACCEL_WOM_Y_THR	READ/ WRITE	WOM_Y_TH[7:0]							
22	34	ACCEL_WOM_Z_THR	READ/ WRITE				WOM_Z	_TH[7:0]			
23	35	FIFO_EN	READ/ WRITE		-		GYRO_FIFO _EN	ACCEL_FI FO_EN		-	



Document Number: DS-000166 Revision: 1.0 Release Date: 09/01/2016

Addr (Hex)	Addr (Dec.)	Register Name	Serial I/F	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
36	54	FSYNC_INT	READ to CLEA R	FSYNC_I NT				-			
37	55	INT_PIN_CFG	READ/ WRITE	INT_LEV EL	INT_OPEN	LATCH _INT_EN	INT_RD _CLEAR	FSYNC_I NT_LEVE L	FSYNC _INT_MOD E_EN	-	INT2_EN
38	56	INT_ENABLE	READ/ WRITE	WOM_X_ INT_EN	WOM_Y_IN T_EN	WOM_Z_IN T_EN	FIFO _OFLOW _EN	FSYNC_I NT_EN	GDRIVE_I NT_EN	-	DATA_RDY_I NT_EN
39	57	FIFO_WM_INT_STATU S	READ to CLEA R	-	FIFO_WM_I NT			1	-		
ЗА	58	INT_STATUS	READ to CLEA R	WOM_X_ INT	WOM_Y_IN T	WOM_Z_IN T	FIFO _OFLOW _INT	-	GDRIVE_I NT	-	DATA _RDY_INT
3B	59	ACCEL_XOUT_H	READ		I	I	ACCEL_>	(OUT[15:8]		l	I.
3C	60	ACCEL_XOUT_L	READ				ACCEL_	XOUT[7:0]			
3D	61	ACCEL_YOUT_H	READ				ACCEL_Y	OUT[15:8]			
3E	62	ACCEL_YOUT_L	READ				ACCEL_	YOUT[7:0]			
3F	63	ACCEL_ZOUT_H	READ				ACCEL_Z	OUT[15:8]			
40	64	ACCEL_ZOUT_L	READ				ACCEL_	ZOUT[7:0]			
41	65	TEMP_OUT_H	READ				TEMP_0	DUT[15:8]			
42	66	TEMP_OUT_L	READ				TEMP_	OUT[7:0]			
43	67	GYRO_XOUT_H	READ				GYRO_X	OUT[15:8]			
44	68	GYRO_XOUT_L	READ				GYRO_>	(OUT[7:0]			
45	69	GYRO_YOUT_H	READ				GYRO_Y	OUT[15:8]			
46	70	GYRO_YOUT_L	READ				GYRO_Y	OUT[7:0]			
47	71	GYRO_ZOUT_H	READ				GYRO_Z	OUT[15:8]			
48	72	GYRO_ZOUT_L	READ				GYRO_Z	ZOUT[7:0]			
50	80	SELF_TEST_X_GYRO	READ/ WRITE				XG_ST_	DATA[7:0]			
51	81	SELF_TEST_Y_GYRO	READ/ WRITE				YG_ST_	DATA[7:0]			
52	82	SELF_TEST_Z_GYRO	READ/ WRITE				ZG_ST_	DATA[7:0]			
53	83	E_ID0	READ/ WRITE				ENGINEER	ING_ID0[7:0]			
54	84	E_ID1	READ/ WRITE				ENGINEER	ING_ID1[7:0]			
55	85	E_ID2	READ/ WRITE READ/				ENGINEER	ING_ID2[7:0]			
56	86	E_ID3	WRITE READ/					ING_ID3[7:0]			
57	87	E_ID4	WRITE READ/					ING_ID4[7:0]			
58	88	E_ID5	WRITE READ/	ENGINEERING_ID5[7:0]							
59	89	E_ID6	WRITE READ/	ENGINEERING_ID6[7:0]							
60	96	FIFO_WM_TH1	WRITE READ/	- FIFO_WM_TH[9:8]					'M_TH[9:8]		
61	97	FIFO_WM_TH2	WRITE				FIFO_W	M_TH[7:0]		ACCE!	TEMP
68	104	SIGNAL_PATH_RESET	READ/ WRITE	ACCEL I	<u> </u>	<u> </u>	-			ACCEL _RST	TEMP _RST
69	105	ACCEL_INTEL_CTRL	READ/ WRITE	ACCEL_I NTEL_E N	ACCEL_INT EL_MODE		-			OUTPUT_LI MIT	WOM_TH_M ODE



Document Number: DS-000166

Revision: 1.0

Release Date: 09/01/2016

Addr (Hex)	Addr (Dec.)	Register Name	Serial I/F	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
6A	106	USER_CTRL	READ/ WRITE	-	FIFO_EN		-		FIFO _RST	-	SIG_COND _RST
6B	107	PWR_MGMT_1	READ/ WRITE	DEVICE_ RESET	SLEEP	CYCLE	GYRO_ STANDBY	TEMP_DI S		CLKSEL[2:0]	
6C	108	PWR_MGMT_2	READ/ WRITE		-	STBY_XA	STBY_YA	STBY_ZA	STBY_XG	STBY_YG	STBY_ZG
70	112	I2C_IF	READ/ WRITE	-	I2C_IF_DIS				-		
72	114	FIFO_COUNTH	READ		FIFO_COUNT[15:8]						
73	115	FIFO_COUNTL	READ		FIFO_COUNT[7:0]						
74	116	FIFO_R_W	READ/ WRITE	FIFO_DATA[7:0]							
75	117	WHO_AM_I	READ		WHOAMI[7:0]						
77	119	XA_OFFSET_H	READ/ WRITE		XA_OFFS [14:7]						
78	120	XA_OFFSET_L	READ/ WRITE				XA_OFFS [6:0]				-
7A	122	YA_OFFSET_H	READ/ WRITE		YA_OFFS [14:7]						
7B	123	YA_OFFSET_L	READ/ WRITE	YA_OFFS [6:0] -				-			
7D	125	ZA_OFFSET_H	READ/ WRITE	ZA_OFFS [14:7]							
7E	126	ZA_OFFSET_L	READ/ WRITE				ZA_OFFS [6:0]				-

## Table 15. ICM-20607 register map

Note: Register Names ending in \_H and \_L contain the high and low bytes, respectively, of an internal register value.

The reset value is 0x00 for all registers other than the registers below, also the self-test registers contain preprogrammed values and will not be 0x00 after reset.

- Register 26 (0x80) CONFIG
- Register 107 (0x41) Power Management 1
- Register 117 (0x05) WHO\_AM\_I



Document Number: DS-000166

Revision: 1.0

Release Date: 09/01/2016

## 11 Register Descriptions

This section describes the function and contents of each register within the ICM-20607.

Note: The device will come up in sleep mode upon power-up.

11.1 Register 04 – Gyroscope Low Noise to Low Power Offset Shift and Gyroscope Offset Temperature Compensation (TC) Register

Register Name: XG\_OFFS\_TC\_H Register Type: READ/WRITE

Register Address: 04 (Decimal); 04 (Hex)

BIT	NAME	FUNCTION
[7:2]	XG_OFFS_LP[5:0]	Stores the offset shift in the gyroscope output from low noise mode to low power mode to be implemented as a correction in the customer software. 2's complement digital code, 0.125dps/LSB from +3.875dps to -4dps.
[1:0]	XG_OFFS_TC_H[9:8]	Bits 9 and 8 of the 10-bit offset of X gyroscope (2's complement)

# 11.2 Register 05 – Gyroscope Low Noise to Low Power Offset Shift and Gyroscope Offset Temperature Compensation (TC) Register

Register Name: XG\_OFFS\_TC\_L

Type: READ/WRITE

Register Address: 05 (Decimal); 05 (Hex)

BIT	NAME	FUNCTION
[7:0]	XG_OFFS_TC_L[7:0]]	Bits 7 to 0 of the 10-bit offset of X gyroscope (2's complement)

#### **Description:**

The temperature compensation (TC) registers are used to reduce gyro offset variation due to temperature change. The TC feature is always enabled. However the compensation only happens when a TC coefficient is programed during factory trim which gets loaded into these registers at power up or after a *DEVICE\_RESET*. If these registers contain a value of zero, temperature compensation has no effect on the offset of the chip. The TC registers have a 10-bit magnitude and sign adjustment in all full scale modes with a resolution of 2.52 mdps/C steps.

If these registers contain a non-zero value after power up, the user may write zeros to them to see the offset values without TC with temperature variation. Note that doing so may result in offset values that exceed data sheet "Initial ZRO Tolerance" in other than normal ambient temperature (~25 °C). The TC coefficients maybe restored by the user with a power up or a <code>DEVICE\_RESET</code>.

The above description also applies to registers 7-8 and 10-11.



Document Number: DS-000166

Revision: 1.0

Release Date: 09/01/2016

# 11.3 Register 07 – Gyroscope Low Noise to Low Power Offset Shift and Gyroscope Offset Temperature Compensation (TC) Register

Register Name: YG\_OFFS\_TC\_H Register Type: READ/WRITE

Register Address: 07 (Decimal); 07 (Hex)

BIT	NAME	FUNCTION
[7:2]	YG_OFFS_LP[5:0]	Stores the offset shift in the gyroscope output from low noise mode to low power mode to be implemented as a correction in the customer software. 2's complement digital code, 0.125dps/LSB from +3.875dps to -4dps.
[1:0]	YG_OFFS_TC_H[9:8]	Bits 9 and 8 of the 10-bit offset of Y gyroscope (2's complement)

# 11.4 Register 08 – Gyroscope Low Noise to Low Power Offset Shift and Gyroscope Offset Temperature Compensation (TC) Register

Register Name: YG\_OFFS\_TC\_L Register Type: READ/WRITE

Register Address: 08 (Decimal); 08 (Hex)

BIT	NAME	FUNCTION
[7:0]	YG_OFFS_TC_L[7:0]]	Bits 7 to 0 of the 10-bit offset of Y gyroscope (2's complement)

# 11.5 Register 10 – Gyroscope Low Noise to Low Power Offset Shift and Gyroscope Offset Temperature Compensation (TC) Register

Register Name: ZG\_OFFS\_TC\_H Register Type: READ/WRITE

Register Address: 10 (Decimal); 0A (Hex)

BIT	NAME	FUNCTION
[7:2]	ZG_OFFS_LP[5:0]	Stores the offset shift in the gyroscope output from low noise mode to low power mode to be implemented as a correction in the customer software. 2's complement digital code, 0.125dps/LSB from +3.875dps to -4dps.
[1:0]	ZG_OFFS_TC_H[9:8]	Bits 9 and 8 of the 10-bit offset of Z gyroscope (2's complement)

# 11.6 Register 11 – Gyroscope Low Noise to Low Power Offset Shift and Gyroscope Offset Temperature Compensation (TC) Register

Register Name: ZG\_OFFS\_TC\_L Register Type: READ/WRITE



Document Number: DS-000166

Revision: 1.0

Release Date: 09/01/2016

Register Address: 11 (Decimal); 0B (Hex)

BIT	NAME	FUNCTION
[7:0]	ZG_OFFS_TC_L[7:0]]	Bits 7 to 0 of the 10-bit offset of Z gyroscope (2's complement)

#### 11.7 Registers 13 to 15 – Accelerometer Self-Test Registers

Register Name: SELF\_TEST\_X\_ACCEL, SELF\_TEST\_Y\_ACCEL, SELF\_TEST\_Z\_ACCEL

Type: READ/WRITE

Register Address: 13, 14, 15 (Decimal); 0D, 0E, 0F (Hex)

REGISTER	BITS	NAME	FUNCTION
SELF_TEST_X_ACCEL	[7:0]	XA_ST_DATA[7:0]	The value in this register indicates the self-test output generated during manufacturing tests. This value is to be used to check against subsequent self-test outputs performed by the end user.
SELF_TEST_Y_ACCEL	[7:0]	YA_ST_DATA[7:0]	The value in this register indicates the self-test output generated during manufacturing tests. This value is to be used to check against subsequent self-test outputs performed by the end user.
SELF_TEST_Z_ACCEL	[7:0]	ZA_ST_DATA[7:0]	The value in this register indicates the self-test output generated during manufacturing tests. This value is to be used to check against subsequent self-test outputs performed by the end user.

The equation to convert self-test codes in OTP to factory self-test measurement is:

$$ST \_OTP = (2620/2^{FS}) * 1.01^{(ST\_code-1)}$$
 (lsb)

where ST\_OTP is the value that is stored in OTP of the device, FS is the Full Scale value, and ST\_code is based on the Self-Test value (ST\_ FAC) determined in InvenSense's factory final test and calculated based on the following equation:

$$ST\_code = round(\frac{\log(ST\_FAC/(2620/2^{FS}))}{\log(1.01)}) + 1$$

#### 11.8 Register 19 – X-Gyro Offset Adjustment Register – High Byte

Register Name: XG\_OFFS\_USRH Register Type: READ/WRITE

Register Address: 19 (Decimal); 13 (Hex)

BIT	NAME	FUNCTION



Document Number: DS-000166

Revision: 1.0

Release Date: 09/01/2016

[7:0]	X_OFFS_USR[15:8]	Bits 15 to 8 of the 16-bit offset of X gyroscope (2's complement). This register is used to remove DC bias from the sensor output. The value in this register is added to the gyroscope sensor value before going into the sensor register.
-------	------------------	---

#### 11.9 Register 20 – X-Gyro Offset Adjustment Register – Low Byte

Register Name: XG\_OFFS\_USRL Register Type: READ/WRITE

Register Address: 20 (Decimal); 14 (Hex)

BIT	NAME	FUNCTION		
[7:0]	X_OFFS_USR[7:0]	Bits 7 to 0 of the 16-bit offset of X gyroscope (2's complement). This register is used to remove DC bias from the sensor output. The value in this register is added to the gyroscope sensor value before going into the sensor register.		

## 11.10 Register 21 - Y-Gyro Offset Adjustment Register - High Byte

Register Name: YG\_OFFS\_USRH Register Type: READ/WRITE

Register Address: 21 (Decimal); 15 (Hex)

BIT	NAME	FUNCTION
[7:0]	Y_OFFS_USR[15:8]	Bits 15 to 8 of the 16-bit offset of Y gyroscope (2's complement). This register is used to remove DC bias from the sensor output. The value in this register is added to the gyroscope sensor value before going into the sensor register.

### 11.11 Register 22 – Y-Gyro Offset Adjustment Register – Low Byte

Register Name: YG\_OFFS\_USRL Register Type: READ/WRITE

Register Address: 22 (Decimal); 16 (Hex)

BIT	NAME	FUNCTION		
[7:0]	Y_OFFS_USR[7:0]	Bits 7 to 0 of the 16-bit offset of Y gyroscope (2's complement). This register is used to remove DC bias from the sensor output. The value in this register is added to the gyroscope sensor value before going into the sensor register.		

## 11.12 Register 23 – Z-Gyro Offset Adjustment Register – High Byte

Register Name: ZG\_OFFS\_USRH Register Type: READ/WRITE

Register Address: 23 (Decimal); 17 (Hex)



Document Number: DS-000166

Revision: 1.0

Release Date: 09/01/2016

BIT	NAME	FUNCTION		
[7:0]	Z_OFFS_USR[15:8]	Bits 15 to 8 of the 16-bit offset of Z gyroscope (2's complement). This register is used to remove DC bias from the sensor output. The value in this register is added to the gyroscope sensor value before going into the sensor register.		

### 11.13 Register 24 – Z-Gyro Offset Adjustment Register – Low Byte

Register Name: ZG\_OFFS\_USRL Register Type: READ/WRITE

Register Address: 24 (Decimal); 18 (Hex)

BIT	NAME	FUNCTION	
[7:0]	Z_OFFS_USR[7:0]	Bits 7 to 0 of the 16-bit offset of Z gyroscope (2's complement). This register is used to remove DC bias from the sensor output. The value in this register is added to the gyroscope sensor value before going into the sensor register.	

## 11.14 Register 25 – Sample Rate Divider

Register Name: SMPLRT\_DIV Register Type: READ/WRITE

Register Address: 25 (Decimal); 19 (Hex)

BIT	NAME	FUNCTION
[7:0]	SMPLRT_DIV[7:0]	Divides the internal sample rate (see register CONFIG) to generate the sample rate that controls sensor data output rate, FIFO sample rate. NOTE: This register is only effective when FCHOICE_B register bits are 2'b00, and (0 < DLPF_CFG < 7).
		This is the update rate of the sensor register:
		SAMPLE_RATE = INTERNAL_SAMPLE_RATE / (1 + SMPLRT_DIV)
		Where INTERNAL_SAMPLE_RATE = 1kHz

## 11.15 Register 26 – Configuration

Register Name: CONFIG Register Type: READ/WRITE

Register Address: 26 (Decimal); 1A (Hex)

BIT	NAME	FUNCTION
[7]	-	Default configuration value is 1. User should set it to 0.



Document Number: DS-000166

Revision: 1.0 Release Date: 09/01/2016

[6]	FIFO_MODE	When set to '1', when the FIFO is full, additional writes will not be written to FIFO.					
			When set to '0', when the FIFO is full, additional writes will be written to the FIFO, replacing the oldest data.				
[5:3]	EXT_SYNC_SET[2:0]	Enables the FS	Enables the FSYNC pin data to be sampled.				
			EXT_SYNC_SET	FSYNC bit location			
			0	function disabled			
			1	TEMP_OUT_L[0]			
			2	GYRO_XOUT_L[0]			
		3 GYRO_YOUT_L[0]					
		4 GYRO_ZOUT_L[0]					
			5	ACCEL_XOUT_L[0]			
			6	ACCEL_YOUT_L[0]			
			7	ACCEL_ZOUT_L[0]			
		FSYNC will be latched to capture short strobes. This will be done such that if FSYNC toggles, the latched value toggles, but won't toggle again until the new latched value is captured by the sample rate strobe.					
[2:0]	DLPF_CFG[2:0]	For the DLPF to be used, FCHOICE_B[1:0] is 2'b00.					
		See the table below.					

The DLPF is configured by  $DLPF\_CFG$ , when  $FCHOICE\_B$  [1:0] = 2b'00. The gyroscope and temperature sensor are filtered according to the value of  $DLPF\_CFG$  and  $FCHOICE\_B$  as shown in the table below.

FCHO	FCHOICE_B		Gyroscope			Temperature Sensor
<1>	<0>	DLPF_CFG	3-dB BW (Hz)	Noise BW (Hz)	Rate (kHz)	3-dB BW (Hz)
Х	1	Х	8173	8595.1	32	4000
1	0	X	3281	3451.0	32	4000
0	0	0	250	306.6	8	4000
0	0	1	176	177.0	1	188
0	0	2	92	108.6	1	98
0	0	3	41	59.0	1	42
0	0	4	20	30.5	1	20
0	0	5	10	15.6	1	10
0	0	6	5	8.0	1	5
0	0	7	3281	3451.0	8	4000



Document Number: DS-000166

Revision: 1.0

Release Date: 09/01/2016

## 11.16 Register 27 - Gyroscope Configuration

Register Name: GYRO\_CONFIG Register Type: READ/WRITE

Register Address: 27 (Decimal); 1B (Hex)

BIT	NAME	FUNCTION		
[7]	XG_ST	X Gyro self-test		
[6]	YG_ST	Y Gyro self-test		
[5]	ZG_ST	Z Gyro self-test		
		Gyro Full Scale Select:		
		$00 = \pm 250 dps$		
[4:3]	FS_SEL[1:0]	01= ±500dps		
		$10 = \pm 1000 dps$		
		11 = ±2000dps		
[2]	-	Reserved		
[1:0]	FCHOICE_B[1:0]	Used to bypass DLPF as shown in table 1 above.		

## 11.17 Register 28 – Accelerometer Configuration

Register Name: ACCEL\_CONFIG Register Type: READ/WRITE

Register Address: 28 (Decimal); 1C (Hex)

BIT	NAME	FUNCTION
[7]	XA_ST	X Accel self-test
[6]	YA_ST	Y Accel self-test
[5]	ZA_ST	Z Accel self-test
[4:3]	ACCEL_FS_SEL[1:0]	Accel Full Scale Select: ±2g (00), ±4g (01), ±8g (10), ±16g (11)
[2:0]	-	Reserved

## 11.18 Register 29 – Accelerometer Configuration 2

Register Name: ACCEL\_CONFIG2
Register Type: READ/WRITE



Document Number: DS-000166

Revision: 1.0

Release Date: 09/01/2016

## Register Address: 29 (Decimal); 1D (Hex)

BIT	NAME	FUNCTION
		Averaging filter settings for Low Power Accelerometer mode:
		0 = Average 4 samples
[5:4]	DEC2_CFG[1:0]	1 = Average 8 samples
		2 = Average 16 samples
		3 = Average 32 samples
[3]	ACCEL_FCHOICE_B	Used to bypass DLPF as shown in the table below.
[2:0]	A_DLPF_CFG	Accelerometer low pass filter setting as shown in table 2 below.

#### Accelerometer Data Rates and Bandwidths (Low-Noise Mode)

		Accelerometer			
ACCEL_FCHOICE_B	A_DLPF_CFG	3-dB BW	Noise	Rate	
		(Hz)	BW (Hz)	(kHz)	
1	X	1046.0	1100.0	4	
0	0	218.1	235.0	1	
0	1	218.1	235.0	1	
0	2	99.0	121.3	1	
0	3	44.8	61.5	1	
0	4	21.2	31.0	1	
0	5	10.2	15.5	1	
0	6	5.1	7.8	1	
0	7	420.0	441.6	1	

The data output rate of the DLPF filter block can be further reduced by a factor of 1/(1+SMPLRT\_DIV), where SMPLRT\_DIV is an 8-bit integer. Following is a small subset of ODRs that are configurable for the accelerometer in the low-noise mode in this manner (Hz):

3.91, 7.81, 15.63, 31.25, 62.50, 125, 250, 500, 1K

The following table lists the approximate accelerometer filter bandwidths available in the low-power mode of operation for some example ODRs.

In the low-power mode of operation, the accelerometer is duty-cycled. The following table shows some example configurations for accelerometer low power mode.

Averages	1x	4x	8x	16x	32x
ACCEL_FCHOICE_B	1	0	0	0	0
DEC2_CFG	X	0	1	2	3
A_DLPF_CFG	X	7	7	7	7



Document Number: DS-000166

Revision: 1.0

Release Date: 09/01/2016

		1	Ī	i	Ī	i
	Ton (ms)	1.084	1.84	2.84	4.84	8.84
	NBW (Hz)	1100	442	236	122	62
	3-dB BW (Hz)	1046	420	219	111	56
	Noise TYP (mg-rms)	4.0	2.5	1.8	1.3	0.9
SMPLRT_DIV	ODR (Hz)	Low-Power Accelerometer Mode Currer Consumption (μA)				
255	3.91	9.4	10.2	11.5	13.8	18.5
127	7.81	10.7	12.4	14.7	19.6	28.9
99	10	11.4	13.7	16.6	22.6	34.7
63	15.63	13.3	16.7	21.5	30.8	49.7
31	31.25	18.3	25.4	34.8	53.6	91.2
19	50	24.4	35.8	50.8	80.8	141.1
15	62.5	28.4	42.7	61.5	99.0	174.3
9	100	40.7	63.5	93.6	153.7	303.3
7	125	48.8	77.4	114.8	190.1	NI/A
4	200	73.4	118.8	178.9	299.3	N/A
3	250	89.6	146.5	221.6	N/A	
1	500	171.1	284.9		N/A	

## 11.19 Register 30 – Gyroscope Low Power Mode Configuration

Register Name: LP\_MODE\_CFG Register Type: READ/WRITE

Register Address: 30 (Decimal); 1E (Hex)

BIT	NAME	FUNCTION
[7]	GYRO_CYCLE	When set to '1' low-power gyroscope mode is enabled. Default setting is '0'
[6:4]	G_AVGCFG[2:0]	Averaging filter configuration for low-power gyroscope mode. Default setting is '000'
[3:0]	-	Reserved

To operate in gyroscope low-power mode or 6-axis low-power mode, GYRO\_CYCLE should be set to '1.' Gyroscope filter configuration is determined by G\_AVGCFG[2:0] that sets the averaging filter configuration. It is not dependent on DLPF\_CFG[2:0].

The following table shows some example configurations for gyroscope low power mode.

Averages	1x	2x	4x	8x	16x	32x	64x	128x
G_AVGCFG	0	1	2	3	4	5	6	7
NBW (Hz)	650.8	407.1	224.2	117.4	60.2	30.6	15.6	8.0



Document Number: DS-000166

Revision: 1.0

Release Date: 09/01/2016

Í		İ	Ī	i	i	1	İ	1	İ
	3-dB BW (Hz)	622	391	211	108	54	27	14	7
	Noise TYP (dps-rms)	0.15	0.12	0.09	0.07	0.05	0.03	0.024	0.017
SMPLRT_DIV	ODR (Hz)		Low-Po	wer Gyrosco	pe Mode Cu	rrent Cons	umption (r	nA)	
255	3.9	0.79	0.80	0.80	0.82	0.85	0.90	1.01	1.23
99	10.0	0.81	0.82	0.84	0.87	0.95	1.09	1.37	1.94
65	15.2	0.83	0.84	0.87	0.92	1.03	1.24	1.67	2.53
64	15.4	0.83	0.84	0.87	0.92	1.03	1.25	1.69	N/A
33	29.4	0.87	0.90	0.95	1.05	1.26	1.68	2.51	N/A
32	30.3	0.87	0.90	0.95	1.06	1.28	1.70	N/A	N/A
19	50.0	0.93	0.98	1.06	1.24	1.60	2.30	N/A	N/A
17	55.6	0.95	1.00	1.10	1.29	1.69	2.47	N/A	N/A
16	58.8	0.96	1.01	1.11	1.32	1.74	N/A	N/A	N/A
9	100.0	1.08	1.17	1.35	1.70	2.41	N/A	N/A	N/A
7	125.0	1.16	1.27	1.49	1.93	N/A	N/A	N/A	N/A
6	142.9	1.21	1.34	1.59	2.09	N/A	N/A	N/A	N/A
4	200.0	1.38	1.56	1.91	N/A	N/A	N/A	N/A	N/A
3	250.0	1.53	1.75	2.19	N/A	N/A	N/A	N/A	N/A
2	333.3	1.78	2.07	N/A	N/A	N/A	N/A	N/A	N/A

#### 11.20 Register 32 – Wake-on Motion Threshold (X-axis Accelerometer)

Register Name: ACCEL\_WOM\_X\_THR

Register Type: READ/WRITE

Register Address: 32 (Decimal); 20 (Hex)

Ī	BIT	NAME	FUNCTION
-	[7:0]	WOM_X_TH[7:0]	This register holds the threshold value for the Wake on Motion Interrupt for X-axis accelerometer.

## 11.21 Register 33 – Wake-on Motion Threshold (Y-axis Accelerometer)

Register Name: ACCEL\_WOM\_Y\_THR

Register Type: READ/WRITE

Register Address: 33 (Decimal); 21 (Hex)

BIT	NAME	FUNCTION
[7:0]	WOM_Y_TH[7:0]	This register holds the threshold value for the Wake on Motion Interrupt for Y-axis accelerometer.

#### 11.22 Register 34 – Wake-on Motion Threshold (Z-axis Accelerometer)

Register Name: ACCEL\_WOM\_Z\_THR

Register Type: READ/WRITE



Document Number: DS-000166

Revision: 1.0

Release Date: 09/01/2016

#### Register Address: 34 (Decimal); 22 (Hex)

BIT	NAME	FUNCTION
[7:0]	WOM_Z_TH[7:0]	This register holds the threshold value for the Wake on Motion Interrupt for Z-axis accelerometer.

## 11.23 Register 35 - FIFO Enable

Register Name: FIFO\_EN Register Type: READ/WRITE

Register Address: 35 (Decimal); 23 (Hex)

BIT	NAME	FUNCTION
[7:5]	-	Reserved
[4]	GYRO_FIFO_EN	1 – write TEMP_OUT_H, TEMP_OUT_L, GYRO_XOUT_H, GYRO_XOUT_L, GYRO_YOUT_H, GYRO_YOUT_L, GYRO_ZOUT_H, and GYRO_ZOUT_L to the FIFO at the sample rate; If enabled, buffering of data occurs even if data path is in standby.  0 – function is disabled
[3]	ACCEL_FIFO_EN	1 - write ACCEL_XOUT_H, ACCEL_XOUT_L, ACCEL_YOUT_H, ACCEL_YOUT_L, ACCEL_ZOUT_H, ACCEL_ZOUT_L, TEMP_OUT_H, and TEMP_OUT_L to the FIFO at the sample rate;  0 - function is disabled
[2:0]	-	Reserved

Note: If both GYRO\_FIFO\_EN And ACCEL\_FIFO\_EN are 1, write ACCEL\_XOUT\_H, ACCEL\_XOUT\_L, ACCEL\_YOUT\_H, ACCEL\_ZOUT\_H, ACCEL\_ZOUT\_L, TEMP\_OUT\_H, TEMP\_OUT\_L, GYRO\_XOUT\_H, GYRO\_XOUT\_L, GYRO\_YOUT\_H, GYRO\_ZOUT\_H, and GYRO\_ZOUT\_L to the FIFO at the sample rate.

## 11.24 Register 54 – FSYNC Interrupt Status

Register Name: FSYNC\_INT Register Type: READ to CLEAR

Register Address: 54 (Decimal); 36 (Hex)

BIT	NAME	FUNCTION
[7]	FSYNC_INT	This bit automatically sets to 1 when a FSYNC interrupt has been generated. The bit clears to 0 after the register has been read.

## 11.25 Register 55 - INT/DRDY Pin / Bypass Enable Configuration

Register Name: INT\_PIN\_CFG Register Type: READ/WRITE

Register Address: 55 (Decimal); 37 (Hex)



Document Number: DS-000166

Revision: 1.0 Release Date: 09/01/2016

BIT	NAME	FUNCTION
[7]	INT_LEVEL	1 – The logic level for INT/DRDY pin is active low.
		0 – The logic level for INT/DRDY pin is active high.
[6]	INT OPEN	1 – INT/DRDY pin is configured as open drain.
		0 - INT/DRDY pin is configured as push-pull.
[5]	LATCH_INT_EN	1 – INT/DRDY pin level held until interrupt status is cleared.
[2]	LATCH_INT_EN	0 – INT/DRDY pin indicates interrupt pulse's width is 50us.
[4]	INT_RD_CLEAR	1 – Interrupt status is cleared if any read operation is performed.
[-]		0 – Interrupt status is cleared only by reading INT_STATUS register
[3]	3] FSYNC_INT_LEVEL	1 – The logic level for the FSYNC pin as an interrupt is active low.
[0]		0 – The logic level for the FSYNC pin as an interrupt is active high.
[0]	FOUND INT MODE EN	When this bit is equal to 1, the FSYNC pin will trigger an interrupt when it transitions to the level specified by FSYNC_INT_LEVEL.
[2]	FSYNC_INT_MODE_EN	When this bit is equal to 0, the FSYNC pin is disabled from causing
[1]	-	an interrupt. Reserved.
	INTO EN	
[0]	INT2_EN	Enable INT2 interrupt pin.

## 11.26 Register 56 - Interrupt Enable

Register Name: INT\_ENABLE Register Type: READ/WRITE Register Address: 56 (Decimal); 38 (Hex)

BIT	NAME	FUNCTION
[7]	WOM_X_INT_EN	1 – Enable WoM interrupt on X-axis accelerometer. Default setting is 0.
[6]	WOM_Y_INT_EN	1 – Enable WoM interrupt on Y-axis accelerometer. Default setting is 0.
[5]	WOM_Z_INT_EN	1 – Enable WoM interrupt on Z-axis accelerometer. Default setting is 0.
[4]	FIFO_OFLOW_EN	<ul><li>1 – Enables a FIFO buffer overflow to generate an interrupt.</li><li>0 – Function is disabled.</li></ul>
[3]	FSYNC_INT_EN	<ul><li>1 – Enables FSYNC interrupt to propagate to interrupt pin.</li><li>0 – Function is disabled.</li></ul>
[2]	GDRIVE_INT_EN	Gyroscope Drive System Ready interrupt enable
[1]	-	Reserved
[0]	DATA_RDY_INT_EN	Data ready interrupt enable



Document Number: DS-000166

Revision: 1.0

Release Date: 09/01/2016

## 11.27 Register 57 - FIFO Watermark Interrupt Status

Register Name: FIFO\_WM\_INT\_STATUS

Register Type: READ to CLEAR

Register Address: 57 (Decimal); 39 (Hex)

BIT	NAME	FUNCTION
[6]	FIFO_WM_INT	FIFO Watermark interrupt status. Cleared on Read.

#### 11.28 Register 58 – Interrupt Status

Register Name: INT\_STATUS
Register Type: READ to CLEAR

Register Address: 58 (Decimal); 3A (Hex)

BIT	NAME	FUNCTION
[7]	WOM_X_INT	X-axis accelerometer WoM interrupt status. Cleared on Read.
[6]	WOM_Y_INT	Y-axis accelerometer WoM interrupt status. Cleared on Read.
[5]	WOM_Z_INT	Z-axis accelerometer WoM interrupt status. Cleared on Read.
[4]	FIFO_OFLOW_INT	This bit automatically sets to 1 when a FIFO buffer overflow has been generated. The bit clears to 0 after the register has been read.
[3]	-	Reserved.
[2]	GDRIVE_INT	Gyroscope Drive System Ready interrupt
[1]	-	Reserved
[0]	DATA_RDY_INT	This bit automatically sets to 1 when a Data Ready interrupt is generated. The bit clears to 0 after the register has been read.

## 11.29 Registers 59 to 64 - Accelerometer Measurements

Register Name: ACCEL\_XOUT\_H

Register Type: READ only

Register Address: 59 (Decimal); 3B (Hex)

BIT	NAME	FUNCTION
[7:0]	ACCEL_XOUT[15:8]	High byte of accelerometer x-axis data.

Register Name: ACCEL\_XOUT\_L

Register Type: READ only

Register Address: 60 (Decimal); 3C (Hex)

BIT	NAME	FUNCTION



Document Number: DS-000166

Revision: 1.0

Release Date: 09/01/2016

BIT	NAME	FUNCTION
[7:0]	ACCEL_XOUT[7:0]	Low byte of accelerometer x-axis data.

Register Name: ACCEL\_YOUT\_H

Register Type: READ only

Register Address: 61 (Decimal); 3D (Hex)

BIT	NAME	FUNCTION
[7:0]	ACCEL_YOUT[15:8]	High byte of accelerometer y-axis data.

Register Name: ACCEL\_YOUT\_L

Register Type: READ only

Register Address: 62 (Decimal); 3E (Hex)

BIT	NAME	FUNCTION
[7:0]	ACCEL_YOUT[7:0]	Low byte of accelerometer y-axis data.

Register Name: ACCEL\_ZOUT\_H

Register Type: READ only

Register Address: 63 (Decimal); 3F (Hex)

BIT	NAME	FUNCTION
[7:0]	ACCEL_ZOUT[15:8]	High byte of accelerometer z-axis data.

Register Name: ACCEL\_ZOUT\_L

Register Type: READ only

Register Address: 64 (Decimal); 40 (Hex)

BIT	NAME	FUNCTION
[7:0]	ACCEL_ZOUT[7:0]	Low byte of accelerometer z-axis data.



Document Number: DS-000166

Revision: 1.0

Release Date: 09/01/2016

#### 11.30 Registers 65 and 66 - Temperature Measurement

Register Name: TEMP\_OUT\_H Register Type: READ only

Register Address: 65 (Decimal); 41 (Hex)

BIT	NAME	FUNCTION
[7:0]	TEMP_OUT[15:8]	Low byte of the temperature sensor output

Register Name: TEMP\_OUT\_L Register Type: READ only

Register Address: 66 (Decimal); 42 (Hex)

BIT	NAME	FUNCTION
		High byte of the temperature sensor output
[7,0]		TEMP_degC = (TEMP_OUT[15:0]/Temp_Sensitivity) + RoomTemp_Offset
[7:0]	TEMP_OUT[7:0]	where Temp_Sensitivity = 326.8 LSB/°C and RoomTemp_Offset = 25°C

## 11.31 Registers 67 to 72 – Gyroscope Measurements

Register Name: GYRO\_XOUT\_H Register Type: READ only

Register Address: 67 (Decimal); 43 (Hex)

BIT	NAME	FUNCTION
[7:0]	GYRO_XOUT[15:8]	High byte of the X-Axis gyroscope output

Register Name: GYRO\_XOUT\_L Register Type: READ only

Register Address: 68 (Decimal); 44 (Hex)

BIT	NAME	FUNCTION		
	GYRO_XOUT[7:0]	Low byte of the X-Axis gyroscope output		
[7:0]		GYRO_XOUT =	Gyro_Sensitivity * X_angular_rate	
[7.0]		Nominal	FS_SEL = 0	
		Conditions	Gyro_Sensitivity = 131 LSB/(º/s)	

Register Name: GYRO\_YOUT\_H Register Type: READ only



Document Number: DS-000166

Revision: 1.0

Release Date: 09/01/2016

Register Address: 69 (Decimal); 45 (Hex)

BIT	NAME	FUNCTION
[7:0]	GYRO_YOUT[15:8]	High byte of the Y-Axis gyroscope output

Register Name: GYRO\_YOUT\_L Register Type: READ only

Register Address: 70 (Decimal); 46 (Hex)

BIT	NAME	FUNCTION	
		Low byte of the Y-	Axis gyroscope output
[7:0]	GYRO_YOUT[7:0]	GYRO_YOUT = Nominal Conditions	Gyro_Sensitivity * Y_angular_rate FS_SEL = 0 Gyro_Sensitivity = 131 LSB/(°/s)

Register Name: GYRO\_ZOUT\_H Register Type: READ only

Register Address: 71 (Decimal); 47 (Hex)

BIT	NAME	FUNCTION
[7:0]	GYRO_ZOUT[15:8]	High byte of the Z-Axis gyroscope output

Register Name: GYRO\_ZOUT\_L Register Type: READ only

Register Address: 72 (Decimal); 48 (Hex)

BIT	NAME	FUNCTION	
		Low byte of the Z-	Axis gyroscope output
[7:0]	GYRO_ZOUT[7:0]	GYRO_ZOUT =	Gyro_Sensitivity * Z_angular_rate
[7.0]		Nominal	FS_SEL = 0
		Conditions	Gyro_Sensitivity = 131 LSB/(º/s)

## 11.32 Registers 80 to 82 – Gyroscope Self-Test Registers

Register Name: SELF\_TEST\_X\_GYRO, SELF\_TEST\_Y\_GYRO, SELF\_TEST\_Z\_GYRO

Type: READ/WRITE

Register Address: 80, 81, 82 (Decimal); 50, 51, 52 (Hex)



Document Number: DS-000166

Revision: 1.0

Release Date: 09/01/2016

REGISTER	BIT	NAME	FUNCTION
SELF_TEST_X_GYRO	[7:0]	XG_ST_DATA[7:0]	The value in this register indicates the self-test output generated during manufacturing tests. This value is to be used to check against subsequent self-test outputs performed by the end user.
SELF_TEST_Y_GYRO	[7:0]	YG_ST_DATA[7:0]	The value in this register indicates the self-test output generated during manufacturing tests. This value is to be used to check against subsequent self-test outputs performed by the end user.
SELF_TEST_Z_GYRO	[7:0]	ZG_ST_DATA[7:0]	The value in this register indicates the self-test output generated during manufacturing tests. This value is to be used to check against subsequent self-test outputs performed by the end user.

The equation to convert self-test codes in OTP to factory self-test measurement is:

$$ST \_OTP = (2620/2^{FS}) * 1.01^{(ST\_code-1)}$$
 (lsb)

where ST\_OTP is the value that is stored in OTP of the device, FS is the Full Scale value, and ST\_code is based on the Self-Test value (ST\_ FAC) determined in InvenSense's factory final test and calculated based on the following equation:

$$ST\_code = round(\frac{\log(ST\_FAC/(2620/2^{FS}))}{\log(1.01)}) + 1$$

## 11.33 Registers 83 to 90 - Engineering ID registers

Register Name: E\_ID0 - E\_ID6

Type: READ/WRITE

Register Address: 83 - 89 (Decimal); 53 - 59 (Hex)

REGISTER	BIT	NAME	FUNCTION
E_ID0	[7:0]	ENGINEERING_ID0[7:0]	Engineering ID
E_ID1	[7:0]	ENGINEERING_ID1[7:0]	Engineering ID
E_ID2	[7:0]	ENGINEERING_ID2[7:0]	Engineering ID
E_ID3	[7:0]	ENGINEERING_ID3[7:0]	Engineering ID
E_ID4	[7:0]	ENGINEERING_ID4[7:0]	Engineering ID
E_ID5	[7:0]	ENGINEERING_ID5[7:0]	Engineering ID
E_ID6	[7:0]	ENGINEERING_ID6[7:0]	Engineering ID



Document Number: DS-000166

Revision: 1.0

Release Date: 09/01/2016

#### 11.34 Register 96-97 - FIFO Watermark Threshold in Number of Bytes

Register Name: FIFO\_WM\_TH1
Register Type: READ/WRITE

Register Address: 96 (Decimal); 60 (Hex)

BIT	NAME	FUNCTION
[1:0]	FIFO_WM_TH[9:8]	FIFO watermark threshold in number of bytes. Watermark interrupt is disabled if the threshold is set to "0". Default value is 00000000.

Register Name: FIFO\_WM\_TH2
Register Type: READ/WRITE

Register Address: 97 (Decimal); 61 (Hex)

BIT	NAME	FUNCTION
[7:0]	FIFO_WM_TH[7:0]	FIFO watermark threshold in number of bytes. Watermark interrupt is disabled if the threshold is set to "0". Default value is 00000000.

The register FIFO\_WM\_TH[9:0] sets the FIFO watermark threshold level (0 - 1023). User should ensure that bit 7 of register 0x1A is set to 0 before using this feature. When the FIFO count is at or above the watermark level (FIFO\_COUNT[15:0] ≥ FIFO\_WM\_TH[9:0]) and the system is not in the middle of a FIFO read, an interrupt is triggered. The interrupt will set the FIFO watermark interrupt status register field FIFO\_WM\_INT = 1, and the INT pin will issue a pulse if configured in pulse mode, or set to the active level if configured in latch mode. Register bit FIFO\_WM\_INT is not read-to-clear, unlike the other interrupts. Rather, whenever FIFO\_R\_W register is read, FIFO\_WM\_INT status bit is cleared automatically. At the same time, the INT pin will be cleared as well if it is configured in latch mode.

The FIFO watermark interrupt and the INT pin are cleared upon the first read (and only the first read) of the FIFO. If, at the end of the FIFO read, the FIFO count is at or above the watermark level, the interrupt status bit and INT pin will again be set. If the INT pin is configured for latched operation, it will wait until the host completes the read to set to the active level.

When FIFO WM TH = 0, the FIFO watermark interrupt is disabled.

#### 11.35 Register 104 – Signal Path Reset

Register Name: SIGNAL PATH RESET

Register Type: READ/WRITE

Register Address: 104 (Decimal); 68 (Hex)

BIT	NAME	FUNCTION
[7:2]	-	Reserved
[1]	ACCEL_RST	Reset accel digital signal path. Note: Sensor registers are not cleared. Use SIG_COND_RST to clear sensor registers.



Document Number: DS-000166

Revision: 1.0

Release Date: 09/01/2016

BIT	NAME	FUNCTION
[0]	TEMP_RST	Reset temp digital signal path. Note: Sensor registers are not cleared. Use SIG_COND_RST to clear sensor registers.

## 11.36 Register 105 – Accelerometer Intelligence Control

Register Name: ACCEL\_INTEL\_CTRL

Register Type: READ/WRITE

Register Address: 105 (Decimal); 69 (Hex)

BIT	NAME	FUNCTION
[7]	ACCEL_INTEL_EN	This bit enables the Wake-on-Motion detection logic
[6]	ACCEL_INTEL_MODE	0 – Do not use 1 – Compare the current sample with the previous sample
[5:2]	-	Reserved
[1]	OUTPUT_LIMIT	To avoid limiting sensor output to less than 0x7FFF, set this bit to 1. This should be done every time the ICM-20607 is powered up.
[0]	WOM_TH_MODE	0 – Set WoM interrupt on the OR of all enabled accelerometer thresholds 1 – Set WoM interrupt on the AND of all enabled accelerometer threshold Default setting is 0

## 11.37 Register 106 - User Control

Register Name: USER\_CTRL Register Type: READ/WRITE

Register Address: 106 (Decimal); 6A (Hex)

BIT	NAME	FUNCTION
[7]	-	Reserved
[6]	FIFO_EN	<ul><li>1 – Enable FIFO operation mode.</li><li>0 – Disable FIFO access from serial interface.</li></ul>
[5]	-	Reserved
[4]	-	Reserved
[3]	-	Reserved
[2]	FIFO_RST	1 – Reset FIFO module. Reset is asynchronous. This bit auto clears after one clock cycle of the internal 20MHz clock.
[1]	-	Reserved
[0]	SIG_COND_RST	1 – Reset all gyro digital signal path, accel digital signal path, and temp digital signal path. This bit also clears all the sensor registers.



Document Number: DS-000166

Revision: 1.0

Release Date: 09/01/2016

## 11.38 Register 107 - Power Management 1

Register Name: PWR\_MGMT\_1 Register Type: READ/WRITE

Register Address: 107 (Decimal); 6B (Hex)

BIT	NAME	FUNCT	ION
[7]	DEVICE_RESET		et the internal registers and restores the default settings. The bit ically clears to 0 once the reset is done.
[6]	SLEEP	When s	et to 1, the chip is set to sleep mode.
[5]	CYCLE	betweer	et to 1, and SLEEP and STANDBY are not set to 1, the chip will cycle is sleep and taking a single accelerometer sample at a rate ned by SMPLRT_DIV
[2]		register	When all accelerometer axes are disabled via PWR_MGMT_2 bits and cycle is enabled, the chip will wake up at the rate ned by the respective registers above, but will not take any samples.
[4]	GYRO_STANDBY	When set, the gyro drive and pll circuitry are enabled, but the sense paths are disabled. This is a low power mode that allows quick enabling of the gyros.	
[3]	TEMP_DIS	When s	et to 1, this bit disables the temperature sensor.
	CLKSEL[2:0]	Code	Clock Source
		0	Internal 20MHz oscillator
		1	Auto selects the best available clock source – PLL if ready, else use the Internal oscillator
		2	Auto selects the best available clock source – PLL if ready, else use the Internal oscillator
[2:0]		3	Auto selects the best available clock source – PLL if ready, else use the Internal oscillator
		4	Auto selects the best available clock source – PLL if ready, else use the Internal oscillator
		5	Auto selects the best available clock source – PLL if ready, else use the Internal oscillator
		6	Internal 20MHz oscillator
		7	Stops the clock and keeps timing generator in reset

Note: The default value of CLKSEL[2:0] is 001. It is required that CLKSEL[2:0] be set to 001 to achieve full gyroscope performance.

## 11.39 Register 108 – Power Management 2

Register Name: PWR\_MGMT\_2



Document Number: DS-000166

Revision: 1.0

Release Date: 09/01/2016

Register Type: READ/WRITE

Register Address: 108 (Decimal); 6C (Hex)

BIT	NAME	FUNCTION
[7]	-	Reserved
[6]	-	Reserved
[5]	STBY_XA	1 – X accelerometer is disabled
[0]	0151_701	0 – X accelerometer is on
[4]	STBY_YA	1 – Y accelerometer is disabled
[-7]	SIBI_IA	0 – Y accelerometer is on
[3]	STBY_ZA	1 – Z accelerometer is disabled
[0]		0 – Z accelerometer is on
[2]	STBY_XG	1 – X gyro is disabled
[-]		0 – X gyro is on
[1]	STBY_YG	1 – Y gyro is disabled
[.,]		0 – Y gyro is on
[0]	STBY_ZG	1 – Z gyro is disabled
[0]	0101_20	0 – Z gyro is on

## 11.40 Register 112 – I2C Interface

Register Name: I2C\_IF

Register Type: READ/WRITE

Register Address: 112 (Decimal); 70 (Hex)

BIT	NAME	FUNCTION
[7]	-	Reserved
[6]	I2C_IF_DIS	1 – Disable I2C Slave module and put the serial interface in SPI mode only.
[5:0]	-	Reserved

## 11.41 Register 114 and 115 - FIFO Count Registers

Register Name: FIFO\_COUNTH Register Type: READ Only

Register Address: 114 (Decimal); 72 (Hex)

BIT	NAME	FUNCTION
-----	------	----------



Document Number: DS-000166

Revision: 1.0

Release Date: 09/01/2016

BIT	NAME	FUNCTION
		High Bits, count indicates the number of written bytes in the FIFO.
[7:0]	FIFO_COUNT[15:8]	Reading this byte latches the data for both FIFO_COUNTH, and FIFO_COUNTL.

Register Name: FIFO\_COUNTL Register Type: READ Only

Register Address: 115 (Decimal); 73 (Hex)

BIT	NAME	FUNCTION
[7:0]	FIFO_COUNT[7:0]	Low Bits, count indicates the number of written bytes in the FIFO. NOTE: Must read FIFO_COUNTL to latch new data for both FIFO_COUNTH and FIFO_COUNTL.

#### 11.42 Register 116 - FIFO Read Write

Register Name: FIFO\_R\_W Register Type: READ/WRITE

Register Address: 116 (Decimal); 74 (Hex)

BIT	NAME	FUNCTION
[7:0]	FIFO_DATA[7:0]	Read/Write command provides Read or Write operation for the FIFO.

#### **Description:**

This register is used to read and write data from the FIFO buffer.

Data is written to the FIFO in order of register number (from lowest to highest). If all the FIFO enable flags (see below) are enabled, the contents of registers 59 through 72 will be written in order at the Sample Rate.

The contents of the sensor data registers (Registers 59 to 72) are written into the FIFO buffer when their corresponding FIFO enable flags are set to 1 in FIFO\_EN (Register 35).

If the FIFO buffer has overflowed, the status bit FIFO\_OFLOW\_INT is automatically set to 1. This bit is located in INT\_STATUS (Register 58). When the FIFO buffer has overflowed, the oldest data will be lost and new data will be written to the FIFO unless register 26 CONFIG, bit[6] FIFO\_MODE = 1.

If the FIFO buffer is empty, reading register FIFO\_DATA will return a unique value of 0xFF until new data is available. Normal data is precluded from ever indicating 0xFF, so 0xFF gives a trustworthy indication of FIFO empty.

#### 11.43 Register 117 - Who Am I

Register Name: WHO\_AM\_I Register Type: READ only

Register Address: 117 (Decimal); 75 (Hex)



Document Number: DS-000166

Revision: 1.0

Release Date: 09/01/2016

BIT	NAME	FUNCTION
[7:0]	WHOAMI	Register to indicate to user which device is being accessed.

This register is used to verify the identity of the device. The contents of *WHOAMI* is an 8-bit device ID. The default value of the register is 0x05. This is different from the I2C address of the device as seen on the slave I2C controller by the applications processor. The I2C address of the ICM-20607 is 0x68 or 0x69 depending upon the value driven on AD0 pin.

#### 11.44 Registers 119, 120, 122, 123, 125, 126 Accelerometer Offset Registers

Register Name: XA\_OFFSET\_H Register Type: READ/WRITE

Register Address: 119 (Decimal); 77 (Hex)

BIT	NAME	FUNCTION
[7:0]	XA_OFFS[14:7]	Upper bits of the X accelerometer offset cancellation. +/- 16g Offset cancellation in all Full Scale modes, 15 bit 0.98-mg steps

Register Name: XA\_OFFSET\_L Register Type: READ/WRITE

Register Address: 120 (Decimal); 78 (Hex)

BIT	NAME	FUNCTION
[7:1]	XA_OFFS[6:0]	Lower bits of the X accelerometer offset cancellation. +/- 16g Offset cancellation in all Full Scale modes, 15 bit 0.98-mg steps
[0]	-	Reserved.

Register Name: YA\_OFFSET\_H Register Type: READ/WRITE

Register Address: 122 (Decimal); 7A (Hex)

BIT	NAME	FUNCTION
[7:0]	YA_OFFS[14:7]	Upper bits of the Y accelerometer offset cancellation. +/- 16g Offset cancellation in all Full Scale modes, 15 bit 0.98-mg steps

Register Name: YA\_OFFSET\_L Register Type: READ/WRITE

Register Address: 123 (Decimal); 7B (Hex)

BIT	NAME	FUNCTION
[7:1]	YA_OFFS[6:0]	Lower bits of the Y accelerometer offset cancellation. +/- 16g Offset cancellation in all Full Scale modes, 15 bit 0.98-mg steps



Document Number: DS-000166

Revision: 1.0 Release Date: 09/01/2016

BIT	NAME	FUNCTION
[0]	-	Reserved.

Register Name: ZA\_OFFSET\_H

Register Type: READ/WRITE Register Address: 125 (Decimal); 7D (Hex)

BIT	NAME	FUNCTION
[7:0]	ZA_OFFS[14:7]	Upper bits of the Z accelerometer offset cancellation. +/- 16g Offset cancellation in all Full Scale modes, 15 bit 0.98-mg steps

Register Name: ZA\_OFFSET\_L Register Type: READ/WRITE

Register Address: 126 (Decimal); 7E (Hex)

BIT	NAME	FUNCTION
[7:1]	ZA_OFFS[6:0]	Lower bits of the Z accelerometer offset cancellation. +/- 16g Offset cancellation in all Full Scale modes, 15 bit 0.98-mg steps
[0]	-	Reserved.



Document Number: DS-000166

Revision: 1.0

Release Date: 09/01/2016

#### 12 Use Notes

#### 12.1 Temperature Sensor Data

Temperature sensor data goes into the FIFO whenever the FIFO is enabled and there is a sensor active unless the temperature is explicitly disabled.

#### 12.2 Accelerometer-Only Low-Noise Mode

The first output sample in Accelerometer-Only Low-Noise Mode after wake up from sleep always has 1ms delay, independent of ODR.

#### 12.3 Accelerometer Low-Power Mode

Changing the value of SMPLRT\_DIV register in Accelerometer Low-Power mode will take effect after up to one sample at the old ODR.

#### 12.4 Sensor Mode Change

When switching from low-power modes to low-noise modes, unsettled output samples may be observed at the gyroscope or accelerometer outputs due to filter switching and settling. The number of unsettled output samples depends on the filter and ODR settings. The number of unsettled output samples is minimized by selecting the widest low-noise-mode filter bandwidth consistent with the chosen ODR.

#### 12.5 Temp Sensor during Gyroscope Standby Mode

During transition from Gyro Low power mode (GYRO\_CYCLE=1), to Gyro Standby mode, in addition to the Gyro axis (axes) being turned off, the Temp Sensor will also be turned off if the Accel is disabled. In order to keep the temp sensor on during Gyroscope standby mode when Accel is disabled, the following procedure should be followed:

- Set GYRO CYCLE = 0 at least one ODR cycle prior to entering Standby mode
- At least one of the Gyro axis is ON prior to entering Standby mode
- Set GYRO STANDBY = 1

#### 12.6 Gyroscope Mode Change

Gyroscope will take one ODR clock period to switch from Low-Noise to Low-Power mode after GYRO CYCLE bit is set.

If GYRO\_CYCLE is set to 1 prior to turning on the gyroscope, the first sample will be from low-noise mode, which may not be a settled value. It is therefore recommended to ignore the first reading in this case.

#### 12.7 Power Management 1 Register Setting

It is required to set CLKSEL[2:0] to 001 (auto-select) for full performance.



Document Number: DS-000166

Revision: 1.0

Release Date: 09/01/2016

#### 12.8 Unlisted Register Locations

Do not read unlisted register locations in Sleep mode as this may cause the device to hang up, requiring power cycle to restore operation.

#### 12.9 Clock Transition When Gyroscope is Turned Off

When the gyroscope is on, the on-chip master clock source will be the gyroscope clock (assuming CLKSEL[2:0] = 001 for auto-select mode); otherwise, the master clock source will be the internal oscillator as long as the part is not in Sleep mode. During a power mode transition, whenever the gyroscope is disabled and the part enters a mode other than Sleep, the on-chip master clock source will transition from the gyroscope clock to the internal oscillator. It will take about 20µs for this transition to complete.

#### 12.10 Sleep Mode

The part will only enter Sleep mode when the SLEEP bit in PWR\_MGMT\_2 is set to '1'. If SLEEP bit is '0' and bit STBY\_[X,Y,Z]A and STBY\_[X,Y,Z]G are all set to '1', accelerometer and gyroscope will be turned off, but the on-chip master clock will still be running and consuming power.

#### 12.11 No special operation needed for FIFO read in low power mode

The use of FIFO is enabled in all modes including low power mode.

#### 12.12 Gyroscope Standby Procedure

The follow precaution and procedure must be followed while using the Gyroscope Standby mode:

#### Precaution to follow while entering Standby Mode:

The user will ensure that at least one gyro axis is ON when setting gyro\_standby = 1.

#### Procedure to transition from Gyro Standby to Gyro off:

- The user should set gyro\_standby = 0 first
- Next, turn off gyro x/y/z.



Document Number: DS-000166 Revision: 1.0 Release Date: 09/01/2016



Document Number: DS-000166

Revision: 1.0

Release Date: 09/01/2016

#### 13 Use Notes

#### 13.1 Accelerometer-Only Low-Noise Mode

The first output sample in Accelerometer-Only Low-Noise Mode after wake up from sleep always has 1ms delay, independent of ODR.

#### 13.2 Accelerometer Low-Power Mode

Changing the value of SMPLRT\_DIV register in Accelerometer Low-Power mode will take effect after up to one sample at the old ODR.

### 13.3 Sensor Mode Change

When switching from low-power modes to low-noise modes, unsettled output samples may be observed at the gyroscope or accelerometer outputs due to filter switching and settling. The number of unsettled output samples depends on the filter and ODR settings. The number of unsettled output samples is minimized by selecting the widest low-noise-mode filter bandwidth consistent with the chosen ODR.

#### 13.4 Temp Sensor during Gyroscope Standby Mode

During transition from Gyro Low power mode (GYRO\_CYCLE=1), to Gyro Standby mode, in addition to the Gyro axis (axes) being turned off, the Temp Sensor will also be turned off if the Accel is disabled. In order to keep the temp sensor on during Gyroscope standby mode when Accel is disabled, the following procedure should be followed:

- Set GYRO\_CYCLE = 0 at least one ODR cycle prior to entering Standby mode
- At least one of the Gyro axis is ON prior to entering Standby mode
- Set GYRO\_STANDBY = 1

#### 13.5 Gyroscope Mode Change

Gyroscope will take one ODR clock period to switch from Low-Noise to Low-Power mode after GYRO CYCLE bit is set.

If GYRO\_CYCLE is set to 1 prior to turning on the gyroscope, the first sample will be from low-noise mode, which may not be a settled value. It is therefore recommended to ignore the first reading in this case.

#### 13.6 Power Management 1 Register Setting

It is required to set CLKSEL[2:0] to 001 (auto-select) for full performance.

#### 13.7 Unlisted Register Locations

Do not read unlisted register locations in Sleep mode as this may cause the device to hang up, requiring power cycle to restore operation.



Document Number: DS-000166

Revision: 1.0

Release Date: 09/01/2016

#### 13.8 Clock Transition When Gyroscope is Turned Off

When the gyroscope is on, the on-chip master clock source will be the gyroscope clock (assuming CLKSEL[2:0] = 001 for auto-select mode); otherwise, the master clock source will be the internal oscillator as long as the part is not in Sleep mode. During a power mode transition, whenever the gyroscope is disabled and the part enters a mode other than Sleep, the on-chip master clock source will transition from the gyroscope clock to the internal oscillator. It will take about 20µs for this transition to complete.

#### 13.9 Sleep Mode

The part will only enter Sleep mode when the SLEEP bit in PWR\_MGMT\_2 is set to '1'. If SLEEP bit is '0' and bit STBY\_[X,Y,Z]A and STBY\_[X,Y,Z]G are all set to '1', accelerometer and gyroscope will be turned off, but the on-chip master clock will still be running and consuming power.

#### 13.10 No special operation needed for FIFO read in low power mode

The use of FIFO is enabled in all modes including low power mode.

#### 13.11 Gyroscope Standby Procedure

The follow precaution and procedure must be followed while using the Gyroscope Standby mode:

Precaution to follow while entering Standby Mode:

• The user will ensure that at least one gyro axis is ON when setting gyro\_standby = 1.

#### Procedure to transition from Gyro Standby to Gyro off:

- The user should set gyro standby = 0 first
- Next, turn off gyro x/y/z.



Document Number: DS-000166

Revision: 1.0

Release Date: 09/01/2016

## 14 Reference

Please refer to "InvenSense MEMS Handling Application Note (AN-IVS-0002A-00)" for the following information:

- Manufacturing Recommendations
  - Assembly Guidelines and Recommendations
  - o PCB Design Guidelines and Recommendations
  - o MEMS Handling Instructions
  - ESD Considerations
  - Reflow Specification
  - Storage Specifications
  - Package Marking Specification
  - o Tape & Reel Specification
  - Reel & Pizza Box Label
  - Packaging
  - o Representative Shipping Carton Label
- Compliance
  - o Environmental Compliance
  - o DRC Compliance
  - o Compliance Declaration Disclaimer



Document Number: DS-000166

Revision: 1.0

Release Date: 09/01/2016

This information furnished by InvenSense is believed to be accurate and reliable. However, no responsibility is assumed by InvenSense for its use, or for any infringements of patents or other rights of third parties that may result from its use. Specifications are subject to change without notice. InvenSense reserves the right to make changes to this product, including its circuits and software, in order to improve its design and/or performance, without prior notice. InvenSense makes no warranties, neither expressed nor implied, regarding the information and specifications contained in this document. InvenSense assumes no responsibility for any claims or damages arising from information contained in this document, or from the use of products and services detailed therein. This includes, but is not limited to, claims or damages based on the infringement of patents, copyrights, mask work and/or other intellectual property rights.

Certain intellectual property owned by InvenSense and described in this document is patent protected. No license is granted by implication or otherwise under any patent or patent rights of InvenSense. This publication supersedes and replaces all information previously supplied. Trademarks that are registered trademarks are the property of their respective companies. InvenSense sensors should not be used or sold in the development, storage, production or utilization of any conventional or mass-destructive weapons or for any other weapons or life threatening applications, as well as in any other life critical applications such as medical equipment, transportation, aerospace and nuclear instruments, undersea equipment, power plant equipment, disaster prevention and crime prevention equipment.

©2016 InvenSense, Inc. All rights reserved. InvenSense, MotionTracking, MotionProcessing, MotionProcessor, MotionFusion, MotionApps, DMP, AAR, and the InvenSense logo are trademarks of InvenSense, Inc. Other company and product names may be trademarks of the respective companies with which they are associated.

©2016 InvenSense, Inc. All rights reserved.

