計算機組織

Final Project

指導老師:蔡宗漢


組員: 吳叡青 107501534

劉邦均 107501525

羅世辰 107501526

A. Single Cycle Implementation:

1. Data Path:



Instruction memory

將要執行的 MIPS code 轉成 machine code 並將他放到 instr_mem 的 array 中,並用 PC 來代表 instr_mem 位址。

Registers

一開始給 memory 位址中的初始值並且將 machine code 中的 rs rt 放在 ReadData1 ReadData2 中,利用 control 的 regwrite 來判斷,當 regwrite 為 1時,將 WriteData 的值放進 memory 中

Control 一開始先將 Control 中的所有值(jump, regdst, alusrc, memtoreg, regwrite, memread, memwrite, branch, aluop)設為 0, 再由 OP code 來判斷那些值各是多少,來決定整個程式中需要控制的 logic。

Sign-extend

instruction[15:0]為 offset 或是 immediate,需要將其擴展成 32 bits,因為 ALU 要用 32bit 去做運算,負數的加減才不會有問題(default 是補 0,但負數要補 1)。

ALU Control

利用 machine code 中 R-type 的 function,來判斷這個 ALUcrtl,而 ALUctrl 是用來判斷 ALU 要做的事情(例如:加減乘除)。

ALU 利用 ALU Control 中判斷出來的 ALU ctrl,來判斷加減乘除。

Data Memory

利用 control 給的 MemWrite 和 MemRead,來判斷是要將 WriteData 的值寫到記憶體的 address,還是要將 address 的值拿出來放到 ReadData。

R-type(Add)

一開始會將 memory 位址中 PC 中儲存的指令拿出來丟到 instruction memory 中,之後將 code 分為 op[31:26] rs[25:21] rt[20:16] rd[15:11] shamt[10:6] func[5:0]。

而 op 丟進 control 中去判斷為何種 code 以及 control 裡面的值應該各為多少,去控制之後的某些子程式,而 rs rt 分別丟進 Read Register1 2 裡面並且將 memory 中地址為 Read Register1 2 的值傳到 Read Data1 2 中,而 rd 就經由 MUX 的選擇丟進 Write Register 中,最後 func 就丟到 ALUcontro 中去控制 ALU,而在這次的 code 中,ALU 拿來當作加法使用。

在 ADD 中,regwrite 為 1 就代表會將最後面算完的結果丟進 memory 中地址為 writereg 的地方,然後儲存起來。而之後將 Read Data1 2 之中的值通過 MUX 的 選擇,丟到 ALU 裡面去進行相加。

最後將結果透過 MemtoReg 控制 MUX 使最後的值傳到 WriteData 並將其儲存到 memory 中地址為 writereg 的地方。

I-type(Lw)

一開始會將 memory 位址中 PC 中儲存的指令拿出來丟到 instruction memory 中,之後將 code 分為 op[31:26] rs[25:21] rt[20:16] offset[15:0]。

而 op 丟進 control 中去判斷為何種 code 以及 control 裡面的值應該各為多少, 去控制之後的某些子程式,而 rs 丟進 Read Registerl 裡面並且將 memory 中地 址為 Read Registerl 的值傳到 Read Datal 中,而 rt 就經由 MUX 的選擇丟進 Write Register 中,最後 offset 就透過 MUX 的選擇與 ReadDatal 一起放到 ALU 裡面做運算,而這次的 code 中,ALU 拿來做加法使用,用來計算要 load 的位 址。

最後將 ALU 結果丟進 Data memory 的 Address 中,由於 MemRead 為 1,將 memory 中位址為 Address 裡面的值丟到 Read Data 中,最後將 Read Data 的值 傳回 WriteData 裡面,然後獎 WriteData 的值儲存回 memory 中位址為 Write Register 中。

Jump/Branch Equal

一開始會將 memory 位址中 PC 中儲存的指令拿出來丟到 instruction memory 中,之後將 code 分為 op[31:26] rs[25:21] rt[20:16] constant or address[15:0] 。

而 op 丟進 control 中去判斷為何種 code 以及 control 裡面的值應該各為多少,去控制之後的某些子程式,而 rs rt 分別丟進 Read Register 1 2 裡面並且將 memory

中地址為 Read Register 1 2 的值傳到 Read Data 1 2 中,最後 constant or address 要先進行擴充,使他從 16bits 轉到 32bits,然後再向左 shift 後傳到 ADD 中。而 這次的 code 中,ALU 拿來做減法使用,將 Read Register 1 2 丟進 ALU 裡面進行相減,若為 0 的話 zero 為 1,而會將 zero 拿去與 branch 做 and 來決定 MUX,若 and 完結果為 0,則 branch equal 成立代表會將 address 和本次的 PC 相加,決定下一次 PC 的位置,也就是要跳到另一個指令,若 and 完結果不為 1,則代表不成立,下一次 PC 的位置仍然為 PC+4。

2. Example:

Start: jump Next

Next: addi \$t1, \$s0, 400

lw \$t3, 0(\$t2)

add \$s2, \$s2, \$s1

addi \$t1, \$t1, -4

beq \$t2, \$t4, Start

Jump (初始狀態)

addi \$t1, \$s0, 400

	1 (((((((((((((((((((
\$t1	Reg_Mem[9]: 000000000000000000000000000000000000	Reg_Mem[9]: 0000000000000000000000110010100 \$t1
\$t2	Reg_Mem[10]: 00000000000000000000000000000000000	Reg_Mem[10]: 00000000000000000000000000000000000
\$t4	Reg_Mem[11]: xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx	Reg_Mem[11]: x000000000000000000000000000000000000
	Reg_Mem[12]: 000000000000000000000000000000000000	Reg_Mem[12]: 000000000000000000000000000000000000
	Reg_Mem[13]: xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx	Reg_Mem[13]: x000000000000000000000000000000000000
	Reg_Mem[14]: xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx	Reg_Mem[14]: x000000000000000000000000000000000000
	Reg_Mem[15]: xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx	Reg_Mem[15]: x000000000000000000000000000000000000
\$s0	Reg_Mem[16]: 000000000000000000000000000000000000	Reg_Mem[16]: 000000000000000000000000000000000000
\$s1	Reg_Mem[17]: 000000000000000000000000000000000000	Reg_Mem[17]: 000000000000000000000000000000000000
\$s2	Reg_Mem[18]: 000000000000000000000000000000000000	Reg_Mem[18]: 000000000000000000000000000000000000
&\$t2	Data Mem[4]: 000000000000000000000000000000000000	-
Δ.φι2	2-m_14-m[4]. 000000000000000000000000000000000000	

	Reg_Mem[9]: 00000000000000000000000110010100	Reg_Mem[9]: 0000000000000000000000110010100
	Reg_Mem[10]: 00000000000000000000000000000000000	Reg_Mem[10]: 00000000000000000000000000000000000
\$t3	Reg_Mem[11]: 000000000000000000000000000000010100	Reg_Mem[11]: 0000000000000000000000000000010100
	Reg_Mem[12]: 000000000000000000000000000000000000	Reg_Mem[12]: 000000000000000000000000000000000000
	Reg_Mem[13]: xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx	Reg_Mem[13]: xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
	Reg_Mem[14]: xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx	Reg_Mem[14]: xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
	Reg_Mem[15]: xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx	Reg_Mem[15]: xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
	Reg_Mem[16]: 000000000000000000000000000000000000	Reg_Mem[16]: 000000000000000000000000000000000000
	Reg_Mem[17]: 000000000000000000000000000000000000	Reg_Mem[17]: 000000000000000000000000000000000000
	Reg_Mem[18]: 000000000000000000000000000000000000	Reg_Mem[18]: 000000000000000000000000000000000000
	1	
&\$t2	Data_Mem[4]: 00000000000000000000000000000000000	
	_	
	addi \$t1, \$t1, -4	beq \$t2, \$t4, Start
5t1 = 400	Reg_Mem[9]: 00000000000000000000000110010000	Reg_Mem[0]: x00000000000000000000000000000000000
	Reg_Mem[10]: 00000000000000000000000000000000000	Reg_Mem[1]: xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
	Reg_Mem[11]: 00000000000000000000000000000000000	Reg_Mem[2]: xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
	Reg_Mem[12]: 000000000000000000000000000000000000	Reg_Mem[3]: xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
	Reg_Mem[13]: xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx	Reg_Mem[4]: xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
	Reg_Mem[14]: xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx	Reg_Mem[5]: xxxxxxxxxxxxxxx
	Reg_Mem[15]: xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx	Reg_Mem[6]: xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
	Reg_Mem[16]: 000000000000000000000000000000000000	Reg_Mem[7]: xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
	Reg_Mem[18]: 000000000000000000000000000000000000	Reg_Mem[8]: xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
	reg_mem[10].	Reg_Mem[9]: 000000000000000000000110010100 \$t1
		Reg_Mem[10]: 00000000000000000000000000000000000
		Reg_Mem[11]: 00000000000000000000000000000000000
		Reg Mem[12]: 000000000000000000000000000000000000
		Reg_Mem[13]: xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
		Reg_Mem[14]: xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
		Reg_Mem[15]: xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
		Reg_Mem[16]: 000000000000000000000000000000000000
		Reg_Mem[17]: 000000000000000000000000000000000000
		TOTAL PROBLEM AND

add \$s2, \$s2, \$s1


lw \$t3, 0(\$t2)

3. Waveform:

(1) Behavioral:


Name	Value	0 ns		200 ns		400 ns	Linn	600 ns		800 ns	Leer	1,000 ns		1,200 ns
lo clk	0													
▶ ™ PC[31:0]	24		<u> </u>		X		1	2	1	ő	X 2	0	X	24
▶ 🌃 ins[31:0]	XXXXXXX	(XXXXXXXXXIIII)	(0000000010001	010100000010	X00000000100010	011000000010	(00000001100001	00110100000010	(0000000100001	00111000000010	(101011000100111	000000000110)(XXXXXXXXXXXX	**************************************
Rs[4:0]	Х	X			X		×		$\overline{}$		2		X	×
▶ 🎇 readda1[31:0]	х	X			X		×		$\overline{}$		4		X	×
▶ ₹ Rt[4:0]	х	X			X		$\overline{}$		2		1	5	X	×
▶ ™ readda2[31:0]	х	X			×		$\overline{}$		1		X		X	x
writereg[4:0]	х	X	1)	1	2	1	3	1	4	1	5	X :	×
writeda[31:0]	х	X			X		×	5	<u> </u>		X 1	14) :	×
▶ 🎇 aludata2[31:0]	Х	X			X		<u> </u>	,	1		1	10)(:	×
▶ 🥷 aluresult[31:0]	Х	X			X		×		<u> </u>		1	14)(:	×
le zero	Х										***			
▼ M Control	0000000					01010	00100				X 00000	10001	X 0000	0000
le memread	0													
le regwrite	0										l			
le memtoreg	0													
le regdst	0										L			
le jump	0										7c.			
la alusro	0													
le branch	0													
▶ ™ aluop[1:0]	0	0					2				X		0	
We memwrite	0		ta .										1	

(2) Post-Route:



B. Pipeline Implementation:

1. Data Path:



IF ID/ID EX/EX MEM/MEM WB

這四個子程式都是利用一個 register 來儲存 stage 的一些 output,包括 control、ALU 運算的結果、從 memory 讀出來的資料等等,同一指令的資料會跟著指令到 每個 stage,不同指令間不互相干擾,若下一 stage 不需要該資料則不用往下傳,以此可構成 pipeline 的形式,大幅縮短 clock cycle time。

2. Example:

sub \$10, \$1, \$3 and \$12, \$2, \$5 or \$13, \$6, \$2 add \$14, \$2, \$2 sw \$15, 100 (\$2)

sub \$10, \$1, \$3

Reg_Mem[1]: 000000000000000000000000000000000000	Reg_Mem[1]: 000000000000000000000000000000000000
Reg_Mem[2]: 000000000000000000000000000000000000	Reg_Mem[2]: 000000000000000000000000000000000000
Reg_Mem[3]: 000000000000000000000000000000000000	Reg_Mem[3]: 000000000000000000000000000000000000
Reg_Mem[4]: xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx	Reg_Mem[4]: xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
Reg_Mem[5]: 000000000000000000000000000000000000	Reg_Mem[5]: 000000000000000000000000000000000000
Reg_Mem[6]: 000000000000000000000000000000000000	Reg_Mem[6]: 000000000000000000000000000000000000
Reg_Mem[7]: xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx	Reg_Mem[7]: xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
Reg_Mem[8]: xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx	Reg_Mem[8]: xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
Reg_Mem[9]: xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx	Reg_Mem[9]: xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
Reg_Mem[10]: xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx	Reg_Mem[10]: 00000000000000000000000000000000000
Reg_Mem[11]: xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx	Reg_Mem[11]: xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
Reg_Mem[12]: xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx	Reg_Mem[12]: xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
Reg_Mem[13]: xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx	Reg_Mem[13]: xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
Reg_Mem[14]: xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx	Reg_Mem[14]: xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
Reg_Mem[15]: 000000000000000000000000000000000000	Reg_Mem[15]: 000000000000000000000000000000000000

and \$12, \$2, \$5	
Reg_Mem[1]: 000000000000000000000000000000000000	Ĺ
Reg_Mem[2]: 000000000000000000000000000000000000)
Reg_Mem[3]: 000000000000000000000000000000000000	Ĺ
Reg_Mem[4]: xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx	K
Reg_Mem[5]: 00000000000000000000000000000000000)
Reg_Mem[6]: 000000000000000000000000000000000000)
Reg_Mem[7]: xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx	K
Reg_Mem[8]: xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx	K
Reg_Mem[9]: xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx	K
Reg_Mem[10]: 00000000000000000000000000000000000	0
Reg_Mem[11]: xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx	x
Reg_Mem[12]: 000000000000000000000000000000000000	0
Reg_Mem[13]: xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx	x

or \$13, \$6, \$2

Reg_Mem[13]: 000000000000000000000000000000000110

add \$14, \$2, \$2

Reg_Mem[13]: 00000000000000000000000000000000110

\$15, 100 (\$2)

3. Waveform:

(1) Behavioral:

Name	Value	Ons	200 ns	400 ns		600 ns		800 ns	1,000 ns
<mark>l₀</mark> clk	1								
▶ ■ IF_PC[31:0]	40	0 X	4 X 8	X 12	X 16 X	20	24	28 / 32 /	35 \ 40
▶ IF_ins [31:0]	XXXXXXXX	XXXXXXXXXXXXXXX (0000	00000000000000000000000000000000000000	··· X000000011000··	· X000000001000 X	(1010110001001)	XXXXXX	×	×
▶ ™ ID_Rs[4:0]	x	X)(1	X 3	X 6 X	2		X	
▶ ID_ Rt[4:0]	X	X	3	X 1	2		15	X	
EX_readda1[31:0]	х	X		9	X 4 X		4	X	
EX_readda2[31:0]	х	X		X 3	X 8 X	4	X	X	
MEM_aluresult[31:0]	х		X		4 X		6 X	8 104	X
▶ ■ MEM_readda2[31:0]	х		X		X 5 X		4	(1)	X
MEM_writereg[4:0]	х		X		(10)	12	(13)(14 15	X
▶ WB_writereg[4:0]	х		X		X	10	(12)(13 14	15 X
▶ 🥷 WB_writeda[31:0]	х		X		X		0)	6 X 8 X 1	04 X
						1			

(2) Post-Route:

Name	Value	0 ns			200 ns				400 ns				600 ns				800 ns				1,000 ns	
₹ clk	1																					
▶ IF_ins [31:0]	00000000	(000000		0000 X0000	00000100-	- X 000	0000001000	X 0000	00011000-	- X00000	0001000	X10101	10001001	X	00000		,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,		00	Xoooo	0000100	X00
▶ IF_PC[31:0]	40	*	0	X	4	Ж	8	X	12	X	16	Χ	20	X	24	χ	28	×	32	$\overline{}$	36	X 40
▶ Note: 10 Per	1	*		0		X	1	X	2	X	6	X		2		X			0			X 1
▶ Note: 10 Per	3	K		0		X	3	X	5	X		2		X	15	X			0			X 3
▶ ■ EX_readda1[31:0]	0	*		0		10710		×	9	X	4	X	2	R(4		X		0		
▶ EX_readda2 [31:0]	0	×		0				×	5	X	8	X		4		X	1	X		0		
▶ MEM_aluresult[31:0]	0	K			0					X	4	X	0	X	6	X	8	X	104	Х	0	
▶ MEM_readda2[31:0]	0	X			0					X	5	×	8	X		4		X	1	X	0	
▶ MEM_writereg[4:0]	0	*			0					×	10	Χ	12	X	13	X	14	X	15	X	0	
▶ WB_writereg[4:0]	0	×				0)					×	10	Χ	12	X	13	Χ	14	\supset X	15	X 0
▶ WB_writeda[31:0]	0	×				0						X	4	X	0	X	6	X	8	Χ	104	χο)

4. Timing Report:

A. Single Cycle:

Timing Summary:
----Speed Grade: -3

Minimum period: 25.403ns (Maximum Frequency: 39.366MHz)
Minimum input arrival time before clock: No path found
Maximum output required time after clock: 15.732ns
Maximum combinational path delay: No path found

B. Pipelined:

Timing Summary:
-----Speed Grade: -3

Minimum period: 8.586ns (Maximum Frequency: 116.467MHz)
Minimum input arrival time before clock: No path found
Maximum output required time after clock: 5.193ns
Maximum combinational path delay: No path found

:


C. Hazard

```
Timing Summary:
------
Speed Grade: -3

Minimum period: 10.959ns (Maximum Frequency: 91.253MHz)
Minimum input arrival time before clock: No path found
Maximum output required time after clock: 7.283ns
Maximum combinational path delay: No path found
```

C. Data Path with Hazard Detection:

1. Data Path:



2. Example:

sub \$2 , \$1, \$3 and \$12, \$2, \$5 or \$13, \$6, \$2 add \$14, \$2, \$2 sw \$15, 100 (\$2)

\$2 Reg_Mem[5]: 00000000000000000000000000001100 0100 & 1100 = 0100 Reg_Mem[13]: 000000000000000000000000000000110 0100 | 0010 = 0110 0100 + 0100 = 1000 $4+100 = 104 = 26^{th}$ word

3. Waveform:

(1) Behavioral:

Name	Value	0 ns		200 ns		14	100 ns	r =	600 ns	2 2 1 22		800 ns			1,000 ns	
la clk	1											-				
▶ ■ IF_PC[31:0]	40	0	X	4	χ 8	X 12	X	16 X	20	X 24	X :	28 X	32	<u> </u>	35 X	40
▶ ■ IF_ins[31:0]	XXXXXXXXXX	xxxxxxxxxxx	XXX (00)	00000001000	X00000001000	X0000001	1000 \(\)	00010000···· X	1010110001001)(XXXXXX	XXXXXXX	xxxxxxx	XXXXXXXX	XX	
▶ ■ ID_Rs[4:0]	х		Х		(1	X 3		6 X		2	X		2	ζ		
▶ M ID_Rt[4:0]	х		X		3	X 1	$=$ χ $=$	2		X 15	_		2	ζ		
EX_real_aludata1[31:0]	х			X		X 9		4 X	2	X	4	\rightarrow		X		
EX_real_aludata2[31:0]	х			X		X 4		12 X		4	χ 1	00 X		X		
ForwardA[1:0]	0	X	X		0			1 X		1		0				
ForwardB[1:0]	0	Х				0		X	2	X			0			
MEM_aluresult[31:0]	х			Х			X	4		χ 6	X	8 X	104	\rightarrow	Х	
▶ MEM_readda2[31:0]	х			X				5 X	12	X	X =	4 X	1	=	X	
MEM_writereg[4:0]	х			Х				2)	12	X 13	X	1# X	15	=	X	
										X 12	=>=			=	1F V	24444
▶ ■ WB_writereg[4:0]	х				X			X	4	X 12	Α .	Th X	14	X	15)	X
➤ ₩ WB_writereg[4:0] ➤ ₩ WB_writeda[31:0]	x				X X			=	-	4			8	=>=	104	X
	х	0 ns	8 8 8	200 ns	7.01.00	4	100 ns	~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~	600 ns	^		800 ns	505	=>=	104	
▶ ■ WB_writeda[31:0]	х	0 ns		200 ns	7.01.00	- 4	100 ns		600 ns	^		800 ns	505	= <u>`</u>		
▶ ■ WB_writeda[31:0] Name	x Value	0 ns		200 ns	7.01.00	X 12	100 ns	16 X	600 ns	^		800 ns	505		104	
►	X Value		XXX (00	4	x	X 12			600 ns	4 24		* X	8	X	104 1,000 ns	х
►	Value		XXX (00 X	4	X X X 8	X 12			20	4 24		* X	32		104 1,000 ns	Х
Name ☐ clk ☐ [F_PC[31:0] ☐ [F_ins[31:0]	Value 1 40 xxxxxxxxxxx			4	X X X 8	X 12		<u>∞∞1∞∞</u> \	20	4) 24		* X	32 XXXXXXXX	ζ	104 1,000 ns	Х
Name ↓ (alk	Value 1 40 XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX		X X	4	X 8 X X 8 X X X X X X X X X X X X X X X	X 12		00010000√ 6 /	20	24		* X	32 XXXXXXXXX	ζ	1,000 ns	Х
Name ↓ clk ↓ lp_Pc[31:0] ↓ lp_pc[31:0] ↓ lp_ins[31:0] ↓ lp_ns[4:0] ↓ lp_ns[4:0]	Value 1 40 xxxxxxxx x		х	4	X 8 X X 8 X X X X X X X X X X X X X X X	X 12		6 X	20	24	XXXXXXX	* X	32 XXXXXXXXX	ζ.	1,000 ns	Х
Name	Value 1 40 xxxxxxxx x		х	4 00000001000	X 8 X X 8 X X X X X X X X X X X X X X X	X 12		6 X 4 X	20	4 4 24) 2 2) 15	XXXXXXX	* X	32 XXXXXXXXX	K X	1,000 ns	Х
Name lack ls_is_pec[31:0] Name lack ls_is_pec[31:0] ls_is_is_31:0]	Value 1 40 XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX	0	х	4 00000001000	X 8 X X M M M M M M M M M M M M M M M M	X 12		6 X 2 4 X 12 X	20	4 4 24) 2 2) 15	XXXXXXX	\$ X	32 XXXXXXXXX	K X	1,000 ns	Х
Name	Value 1 40 XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX	0 XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX	х	4 00000001000	X 8 X X M M M M M M M M M M M M M M M M	X 12 X 2 X 3 X 1		6 X 2 4 X 12 X	20	4 4 24) 2 2) 15	XXXXXXX	\$ X	32 XXXXXXXXXXX	K X	1,000 ns	Х
Name	X Value 1 40 xxxxxx x x 0	0 XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX	х	x x	X 8 X X M M M M M M M M M M M M M M M M	X 12 X 2 X 3 X 1		6 X 2 4 X 12 X	20	24 22 22 2 15 X	XXXXXXX	\$ X	32 32 32 32 32 32 32 32	K X	1,000 ns	Х
WB_writeda[31:0]	X Value 1 40 xx xx x x 0 0 x x	0 XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX	х	x x	X 8 X X M M M M M M M M M M M M M M M M	X 12 X 2 X 3 X 1		6 X 2 4 X 12 X 1 X	20	4 24 X 25 X 15 X 6	XXXXXXX	\$ X	32 32 32 32 32 32 32 32 32 32	K X	1,000 ns 35 XX	Х
Name	X Value 1 40 xxxxx x x x x x	0 XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX	х	X X X	X 8 X X M M M M M M M M M M M M M M M M	X 12 X 2 X 3 X 1		6 X 2 4 X 12 X 1 X 4 5	20	4	XXXXXXX	\$ X	32 32 32 32 32 300000000000000000000000	K X	1,000 ns 35 000 000 000 000 000 000 000 000 000	х

(2) Post-Route:

Name	Value	0 ns			1 1	200 ns		i e	1 1	400 ns		1		600 ns		Li		800 ns	1 1	1		1,000 ns	
la clk	1																						
▶ IF_PC [31:0]	40	×	0		X	4	X	8	X	12	X	16	X =	20	X	24	\supset	28	X	32	\propto	36	X 40
▶ ₩ IF_ins[31:0]	0000000	(0000			Xooo	0000100	Xœ	00001000	· % 00000	00011000-	- X 0000	000001000	10101	0001001	X	0000		, , ,	0000000	000	Xoooo	0000100	X00
▶ ₹ ID_Rs[4:0]	1	×		0			X	1	X_	2	$ \subset $	6	X =		2		\supset			0			<u>1</u>
▶ No ID_Rt[4:0]	3	X		0			X	3	X	5	X		2		X	15	×			0			Х 3
EX_real_aludata1[31:0]	0	*			0				X	9	K	4	X	2	K		4		$ \subset X \subset $		0		
EX_real_aludata2[31:0]	0	X			0				×	5	Χ	12	X	4	X	0	Χ	100	Χ		0		
ForwardA[1:0]	0	XX				0						1	X					0					
ForwardB[1:0]	0						0						\supset	2	X				0				
▶ MEM_aluresult[31:0]	0	X				0					\supset		4		X	6	\supset	4	X	104	Χ	0	
▶ ■ MEM_readda2[31:0]	0	X				0					X	5	X	12	×		0			1	\propto	0	
▶ ■ MEM_writereg[4:0]	0	*				0					X	2	*	12	X	13	Χ	14	\propto	15	X	0	
▶ WB_writereg[4:0]	0	XX					0						X	2	×	12	=	13	Χ	14	X	15	X 0
▶ WB_writeda[31:0]	0	*					0						X	-	4		\propto	6	\supset	4	X	104	χo

工作分配:

	吳叡青	劉邦均	羅世辰
工作分配	負責各自副程式與主程式 的接線	負責各自副程式與主程式 的接線	負責各自副程式與主程 式的接線
	撰寫不同功能的副程式	撰寫不同功能的副程式	撰寫不同功能的副程式
貢獻比例	33%	33%	33%

參考資料:

- 1. 課本 Chapter 4
- 2. 老師講義 Chapter 4