


MP62 BACKPLANE rev A – BLOCK DIAGRAM. Sheets are stubs (labels only). Nets with the same label name are connected.

Off-board links: J1 CPU-LINK (card edge from CPU board) | J2 PSU-IN | J3/J4 Face P/S AUX | J5 FAN | J6 IOB-LINK | J7 M.2 OpenCore | J8 SWD | J9/J10 MCIO 124 to Face P/S (PCIe hub)





	1	2	3	4	5	6
A	12V_MAIN▷ FAN_PWM▷ FAN_TACH◁ BLOCK STUB (rev A block diagram). Contents planned: – J5 JST GH 4P: 12V, GND, PWM (open–drain, 25 kHz), FG tach → harness to the top interposer – Stock fan: Allegro A5940, 100k internal PWM pull–up => full speed if PWM floats (fail–safe) – 12V fan feed through eFuse; stock fan connector pinout / supply TBD (donor)					A
B						B
C						C
D	Block stub: hierarchical labels only, circuit TBD Sheet: /Fan/ File: fan.kicad_sch Title: MP62 backplane: Fan Size: A4Date: 2026–10–01Rev: A–bd1 KiCad E.D.A. 9.0.2Id: 4/9					D
	1	2	3	4	5	6





	1	2	3	4	5	6
A	PWRBTN_IN_N◊ IOB_HALL_A_N◊ IOB_HALL_B_N◊ I2C_SYS_SCL◊ I2C_SYS_SDA◊ 3V3_SBD◊ BLOCK STUB (rev A block diagram). Contents planned: – J6 JST GH 15P to the new I/O board (designed later): power button, dual Hall interlock, LED/illumination I2C – 3V3_SB supply for the IOB Hall sensors and button; no high-speed signals on this link – IOB high-speed (USB3, DP/HDMI, MDI, audio USB) runs CPU board → IOB directly (TBD with IOB design)					A
B						B
C						C
D	Block stub: hierarchical labels only, circuit TBD Sheet: /I/O board low-speed link/ File: iob_link.kicad_sch Title: MP62 backplane: I/O board low-speed link Size: A4 Date: 2026-10-01 Rev: A-bd1 KiCad E.D.A. 9.0.2 Id: 8/9					D
	1	2	3	4	5	6

